參數(shù)資料
型號: EPM7064AETC44-6
廠商: ALTERA CORP
元件分類: PLD
英文描述: EE PLD, 6 ns, PQFP44
封裝: TQFP-44
文件頁數(shù): 17/51頁
文件大小: 1559K
代理商: EPM7064AETC44-6
618
Altera Corporation
MAX 7000A Programmable Logic Device Family Data Sheet
Preliminary Information
Notes to tables:
(1)
(2)
Minimum DC input voltage is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents
less than 100 mA and periods shorter than 20 ns.
(3)
VCC must rise monotonically.
(4)
In MAX 7000AE devices, all pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before
VCCINT and VCCIO are powered.
(5)
These values are specified in Table 10 on page 616.
(6)
The parameter is measured with 50% of the outputs each sourcing the specified current. The IOH parameter refers
to high-level TTL or CMOS output current.
(7)
The parameter is measured with 50% of the outputs each sinking the specified current. The IOL parameter refers to
low-level TTL or CMOS output current.
(8)
For EPM7128A and EPM7256A devices, this pull-up exists while a device is programmed in-system.
(9)
For MAX 7000AE devices, this pull-up exists while devices are programmed in-system and in unprogrammed
devices during power-up.
(10) Capacitance is measured at 25
° C and is sample-tested only. The OE1 pin (high-voltage pin during programming)
has a maximum capacitance of 20 pF.
Figure 10 shows the typical output drive characteristics of MAX 7000A
devices.
Figure 10. Output Drive Characteristics of MAX 7000A Devices
Timing Model
MAX 7000A device timing can be analyzed with the Quartus and
MAX+PLUS II software, with a variety of popular industry-standard
EDA simulators and timing analyzers, or with the timing model shown in
Figure 11. MAX 7000A devices have predictable internal delays that
enable the designer to determine the worst-case timing of any design. The
MAX+PLUS II software provides timing simulation, point-to-point delay
prediction, and detailed timing analysis for device-wide performance
evaluation.
VO Output Voltage (V)
1
2
3
4
10
20
30
4
0
IOL
IOH
VCCINT = 3.3 V
VCCIO = 3.3 V
Room Temperature
5
0
6
0
Typical I
Output
Current (mA)
O
VO Output Voltage (V)
1
2
3
4
10
20
30
4
0
VCCINT = 3.3 V
VCCIO = 2.5 V
IOL
IOH
Room Temperature
5
0
6
0
2.5 V
3.3 V
Typical I
Output
Current (mA)
O
相關PDF資料
PDF描述
EPM9560ABI356-10 EE PLD, 11.4 ns, PBGA356
EPSA12BBJH-15.000MTR CRYSTAL OSCILLATOR, CLOCK, 15 MHz, LVCMOS OUTPUT
EPSA12BBJH-33.55443M CRYSTAL OSCILLATOR, CLOCK, 33.55443 MHz, LVCMOS OUTPUT
EPSA12BBJH-50.000M CRYSTAL OSCILLATOR, CLOCK, 50 MHz, LVCMOS OUTPUT
EPSA12BBJH-9.210MTR CRYSTAL OSCILLATOR, CLOCK, 9.21 MHz, LVCMOS OUTPUT
相關代理商/技術參數(shù)
參數(shù)描述
EPM7064AETC447 制造商:Altera Corporation 功能描述:
EPM7064AETC44-7 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064AETC44-7N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064AETI100-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
EPM7064AETI100-7 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100