參數(shù)資料
型號： EPM7064LC44-15
廠商： Altera
文件頁數(shù)： 14/66頁
文件大小： 0K
描述： IC MAX 7000 CPLD 64 44-PLCC
標(biāo)準(zhǔn)包裝： 390
系列： MAX® 7000
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 15.0ns
電壓電源 - 內(nèi)部： 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目： 4
宏單元數(shù)： 64
門數(shù)： 1250
輸入/輸出數(shù)： 36
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 44-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 44-PLCC（16.58x16.58）
包裝： 管件
產(chǎn)品目錄頁面： 603 (CN2011-ZH PDF)
其它名稱： 544-2298-5
Altera Corporation
21
MAX 7000 Programmable Logic Device Family Data Sheet
By using an external 5.0-V pull-up resistor, output pins on MAX
7000S devices can be set to meet 5.0-V CMOS input voltages. When
VCCIO is 3.3 V, setting the open drain option will turn off the output
pull-up transistor, allowing the external pull-up resistor to pull the
output high enough to meet 5.0-V CMOS input voltages. When
VCCIO is 5.0 V, setting the output drain option is not necessary
because the pull-up transistor will already turn off when the pin
exceeds approximately 3.8 V, allowing the external pull-up resistor to
pull the output high enough to meet 5.0-V CMOS input voltages.
Slew-Rate Control
The output buffer for each MAX 7000E and MAX 7000S I/O pin has
an adjustable output slew rate that can be configured for low-noise
or high-speed performance. A faster slew rate provides high-speed
transitions for high-performance systems. However, these fast
transitions may introduce noise transients into the system. A slow
slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns.
In MAX 7000E devices, when the Turbo Bit is turned off, the slew
rate is set for low noise performance. For MAX 7000S devices, each
I/O pin has an individual EEPROM bit that controls the slew rate,
allowing designers to specify the slew rate on a pin-by-pin basis.
Programming with
External Hardware
MAX 7000 devices can be programmed on Windows-based PCs with
the Altera Logic Programmer card, the Master Programming Unit
(MPU), and the appropriate device adapter. The MPU performs a
continuity check to ensure adequate electrical contact between the
adapter and the device.
f For more information, see the Altera Programming Hardware Data
The Altera development system can use text- or waveform-format
test vectors created with the Text Editor or Waveform Editor to test
the programmed device. For added design verification, designers
can perform functional testing to compare the functional behavior of
a MAX 7000 device with the results of simulation. Moreover, Data
I/O, BP Microsystems, and other programming hardware
manufacturers also provide programming support for Altera
devices.
f For more information, see the Programming Hardware Manufacturers.
相關(guān)PDF資料
PDF描述
R15P209D/P CONV DC/DC 2W 15VIN +/-09VOUT
5M570ZT144C5N IC MAX V CPLD 570 LE 144-TQFP
RCC13DCAN CONN EDGECARD 26POS R/A .100 EXT
EPM3128ATC144-10 IC MAX 3000A CPLD 128 144-TQFP
TPSE107K016R0125 CAP TANT 100UF 16V 10% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7064LC44-15 制造商:Altera Corporation 功能描述:IC, EEPROM, MAX 7000, CPLD 64,44PLCC
EPM7064LC44-15 制造商:Altera Corporation 功能描述:IC
EPM7064LC44-7 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064LC44-7N 制造商:Altera Corporation 功能描述:CPLD MAX 7000 Family 1.25K Gates 64 Macro Cells 125MHz CMOS Technology 5V 44-Pin PLCC
EPM7064LC44-7YY 制造商:Altera Corporation 功能描述:CPLD MAX 7000 Family 1.25K Gates 64 Macro Cells 125MHz CMOS Technology 5V 44-Pin PLCC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*