Notes to tables: (1) These values are specified under the recommende" />
參數(shù)資料
型號(hào): EPM7064LC68-7
廠商: Altera
文件頁數(shù): 38/66頁
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 64 68-PLCC
標(biāo)準(zhǔn)包裝: 216
系列: MAX® 7000
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1250
輸入/輸出數(shù): 52
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24x24)
包裝: 管件
其它名稱: 544-2303-5
Altera Corporation
43
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter
must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(5)
The fMAX values represent the highest frequency for pipelined data.
(6)
Operating conditions: VCCIO = 3.3 V ± 10% for commercial and industrial use.
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells
running in the low-power mode.
tFSU
Register setup time of fast
input
1.9
1.8
3.0
ns
tFH
Register hold time of fast
input
0.6
0.7
0.5
ns
tRD
Register delay
1.2
1.6
1.0
2.0
ns
tCOMB
Combinatorial delay
0.9
1.0
2.0
ns
tIC
Array clock delay
2.7
3.3
3.0
5.0
ns
tEN
Register enable time
2.6
3.2
3.0
5.0
ns
tGLOB
Global control delay
1.6
1.9
1.0
ns
tPRE
Register preset time
2.0
2.4
2.0
3.0
ns
tCLR
Register clear time
2.0
2.4
2.0
3.0
ns
tPIA
PIA delay
1.1
1.3
1.0
ns
tLPA
Low-power adder
12.0
11.0
10.0
11.0
ns
Table 30. EPM7064S Internal Timing Parameters (Part 2 of 2)
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
GSM10DRSH CONN EDGECARD 20POS DIP .156 SLD
EPM7064SLC84-5 IC MAX 7000 CPLD 64 84-PLCC
2116-H-RC INDUCTOR TORD HI AMP 220UH HORZ
GSC50DRYH-S13 CONN EDGECARD 100PS .100 EXTEND
GPM55EG PS MEDICAL QUAD OUT +5,15,24,-15
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7064LC84-10 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064LC84-10YY 制造商:Altera Corporation 功能描述:CPLD MAX 7000 Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 5V 84-Pin PLCC
EPM7064LC84-12 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064LC84-15 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 64 Macro 68 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7064LC847 制造商:ALT 功能描述:ALTERA S9K3A 制造商:ALTERA 功能描述:New