Notes to tables: (1) See the Operating Requirements for Altera Devices " />
參數(shù)資料
型號: EPM7512AETC144-12N
廠商: Altera
文件頁數(shù): 24/64頁
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 512 144-TQFP
標準包裝: 180
系列: MAX® 7000A
可編程類型: 系統(tǒng)內可編程
最大延遲時間 tpd(1): 12.0ns
電壓電源 - 內部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 32
宏單元數(shù): 512
門數(shù): 10000
輸入/輸出數(shù): 120
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
包裝: 托盤
30
Altera Corporation
MAX 7000A Programmable Logic Device Data Sheet
Notes to tables:
(1)
(2)
Minimum DC input voltage is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents
less than 100 mA and periods shorter than 20 ns.
(3)
For EPM7128A and EPM7256A devices only, VCC must rise monotonically.
(4)
In MAX 7000AE devices, all pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before
VCCINT and VCCIO are powered.
(5)
These devices support in-system programming for –40° to 100° C. For in-system programming support between
–40° and 0° C, contact Altera Applications.
(6)
These values are specified under the recommended operating conditions shown in Table 14 on page 28.
(7)
The parameter is measured with 50% of the outputs each sourcing the specified current. The IOH parameter refers
to high-level TTL or CMOS output current.
(8)
The parameter is measured with 50% of the outputs each sinking the specified current. The IOL parameter refers to
low-level TTL or CMOS output current.
(9)
This value is specified for normal device operation. For MAX 7000AE devices, the maximum leakage current during
power-up is ±300 A. For EPM7128A and EPM7256A devices, leakage current during power-up is not specified.
(10) For EPM7128A and EPM7256A devices, this pull-up exists while a device is programmed in-system.
(11) For MAX 7000AE devices, this pull-up exists while devices are programmed in-system and in unprogrammed
devices during power-up.
(12) Capacitance is measured at 25 °C and is sample-tested only. The OE1 pin (high-voltage pin during programming)
has a maximum capacitance of 20 pF.
(13) The POR time for MAX 7000AE devices (except MAX 7128A and MAX 7256A devices) does not exceed 100 s. The
sufficient VCCINT voltage level for POR is 3.0 V. The device is fully initialized within the POR time after VCCINT
reaches the sufficient POR voltage level.
相關PDF資料
PDF描述
ISL61851DIBZ IC USB PWR CTRLR DUAL 8SOIC
EPM7512AETC144-12 IC MAX 7000 CPLD 512 144-TQFP
VI-27V-CY-F3 CONVERTER MOD DC/DC 5.8V 50W
TIM157K010P0Z CAP TANT 150UF 10V 10% RADIAL
GCM31A7U2J101JX01D CAP CER 100PF 630V 5% U2J 1206
相關代理商/技術參數(shù)
參數(shù)描述
EPM7512AETC1447 制造商:Altera Corporation 功能描述:
EPM7512AETC144-7 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7512AETC144-7N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7512AETI100-7 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX
EPM7512B 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device