參數(shù)資料
型號(hào): EPM7512BFC256-7
廠商: Altera
文件頁(yè)數(shù): 18/66頁(yè)
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 512 256-FBGA
標(biāo)準(zhǔn)包裝: 90
系列: MAX® 7000B
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 2.375 V ~ 2.625 V
邏輯元件/邏輯塊數(shù)目: 32
宏單元數(shù): 512
門數(shù): 10000
輸入/輸出數(shù): 212
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FBGA(17x17)
包裝: 托盤
Altera Corporation
25
MAX 7000B Programmable Logic Device Data Sheet
Programmable Pull-Up Resistor
Each MAX 7000B device I/O pin provides an optional programmable
pull-up resistor during user mode. When this feature is enabled for an I/O
pin, the pull-up resistor (typically 50 k) weakly holds the output to
VCCIO level.
Bus Hold
Each MAX 7000B device I/O pin provides an optional bus-hold feature.
When this feature is enabled for an I/O pin, the bus-hold circuitry weakly
holds the signal at its last driven state. By holding the last driven state of
the pin until the next input signals is present, the bus-hold feature can
eliminate the need to add external pull-up or pull-down resistors to hold
a signal level when the bus is tri-stated. The bus-hold circuitry also pulls
undriven pins away from the input threshold voltage where noise can
cause unintended high-frequency switching. This feature can be selected
individually for each I/O pin. The bus-hold output will drive no higher
than VCCIO to prevent overdriving signals. The propagation delays
through the input and output buffers in MAX 7000B devices are not
affected by whether the bus-hold feature is enabled or disabled.
The bus-hold circuitry weakly pulls the signal level to the last driven state
through a resistor with a nominal resistance (RBH) of approximately
8.5 k. Table 12 gives specific sustaining current that will be driven
through this resistor and overdrive current that will identify the next
driven input level. This information is provided for each VCCIO voltage
level.
The bus-hold circuitry is active only during user operation. At power-up,
the bus-hold circuit initializes its initial hold value as VCC approaches the
recommended operation conditions. When transitioning from ISP to User
Mode with bus hold enabled, the bus-hold circuit captures the value
present on the pin at the end of programming.
Table 12. Bus Hold Parameters
Parameter
Conditions
VCCIO Level
Units
1.8 V
2.5 V
3.3 V
MinMax
Low sustaining current
VIN > VIL (max)
30
50
70
μA
High sustaining current
VIN < VIH (min)
–30
–50
–70
μA
Low overdrive current
0 V < VIN < VCCIO
200
300
500
μA
High overdrive current
0 V < VIN < VCCIO
–295
–435
–680
μA
相關(guān)PDF資料
PDF描述
TAP106M025CRS CAP TANT 10UF 25V 20% RADIAL
GEM03DSEN-S13 CONN EDGECARD 6POS .156 EXTEND
EPM7512AEQC208-10 IC MAX 7000 CPLD 512 208-PQFP
TAP106M025BRS CAP TANT 10UF 25V 20% RADIAL
GEM03DRTN-S13 CONN EDGECARD 6POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7512BFC256-7N 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7512BFI256-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM7512BFI256-7 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7512BQC208-10 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 176 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7512BQC208-5 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 512 Macro 176 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100