- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97933 > EPM9320BC356-20 PDF資料下載
參數(shù)資料
| 型號： | EPM9320BC356-20 |
| 文件頁數(shù)： | 9/42頁 |
| 文件大?。?/td> | 489K |
| 代理商： | EPM9320BC356-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Altera Corporation
17
MAX 9000 Programmable Logic Device Family Data Sheet
Figure 10. MAX 9000 IOC
I/O pins can be used as input, output, or bidirectional pins. Each IOC has
an IOC register with a clock enable input. This register can be used either
as an input register for external data that requires fast setup times, or as an
output register for data that requires fast clock-to-output performance.
The IOC register clock enable allows the global clock to be used for fast
clock-to-output performance, while maintaining the flexibility required
for selective clocking.
The clock, clock enable, clear, and output enable controls for the IOCs are
provided by a network of I/O control signals. These signals can be
supplied by either the dedicated input pins or internal logic. The IOC
control-signal paths are designed to minimize the skew across the device.
All control-signal sources are buffered onto high-speed drivers that drive
the signals around the periphery of the device. This “peripheral bus” can
be configured to provide up to eight output enable signals, up to four
clock signals, up to six clock enable signals, and up to two clear signals.
Table 6 on page 18 shows the sources that drive the peripheral bus and
how the IOC control signals share the peripheral bus.
Slew-Rate
Control
From Row or
Column FastTrack
Interconnect
4
2
8
13
To Row or
Column FastTrack
Interconnect
OE [7..0]
CLK [3..0]
ENA [5..0]
CLR [1..0]
Peripheral Control
Bus [12..0]
CLRN
DQ
ENA
VCC
6
VCC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM9320BI356-15 | |
| EPM9320BI356-20 | |
| EPM9320GI280-15 | |
| EPM9320GI280-20 | |
| EPM9320LC84-15 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM9320BI356-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9320BI356-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9320GI280-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9320GI280-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9320LC84-15 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 9000 320 Macro 60 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。