參數(shù)資料
型號: EPM9320RC208-20
文件頁數(shù): 20/42頁
文件大?。?/td> 489K
代理商: EPM9320RC208-20
Altera Corporation
27
MAX 9000 Programmable Logic Device Family Data Sheet
Timing Model
The continuous, high-performance FastTrack Interconnect ensures
predictable performance and accurate simulation and timing analysis.
This predictable performance contrasts with that of FPGAs, which use a
segmented connection scheme and hence have unpredictable
performance. Timing simulation and delay prediction are available with
the MAX+PLUS II Simulator and Timing Analyzer, or with industry-
standard EDA tools. The Simulator offers both pre-synthesis functional
simulation to evaluate logic design accuracy and post-synthesis timing
simulation with 0.1-ns resolution. The Timing Analyzer provides point-
to-point timing delay information, setup and hold time prediction, and
device-wide performance analysis.
The MAX 9000 timing model in Figure 14 shows the delays that
correspond to various paths and functions in the circuit. This model
contains three distinct parts: the macrocell, IOC, and interconnect,
including the row and column FastTrack Interconnect and LAB local array
paths. Each parameter shown in Figure 14 is expressed as a worst-case
value in the internal timing characteristics tables in this data sheet. Hand-
calculations that use the MAX 9000 timing model and these timing
parameters can be used to estimate MAX 9000 device performance.
f For more information on calculating MAX 9000 timing delays, see
相關(guān)PDF資料
PDF描述
EPM9320RI208-15
EPM9320RI208-20
EPM9400LI84-15
EPM9400LI84-20
EPM9400RC208-15
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM9320RI208-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9320RI208-20 制造商:Altera Corporation 功能描述:IC CPLD 320MC 20NS 208RQFP 制造商:Altera Corporation 功能描述:IC MAX 208RQFP
EPM9400 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
EPM9400LI84-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9400LI84-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述: