
Data Sheet
AD5246
Rev. C | Page 5 of 16
TIMING CHARACTERISTICS
VDD = 5 V ± 10% or 3 V ± 10%; VA = VDD; –40°C < TA < +125°C, unless otherwise noted.
Table 3.
Parameter
Symbol
Conditions
Min
Max
Unit
I2C INTERFACE TIMING CHARACTERISTICS2, 3, 4 SCL Clock Frequency
fSCL
400
kHz
tBUF Bus Free Time Between STOP and START
t1
1.3
s
tHD;STA Hold Time (Repeated START)
t2
After this period, the first clock pulse is
generated
0.6
s
tLOW Low Period of SCL Clock
t3
1.3
s
tHIGH High Period of SCL Clock
t4
0.6
50
s
tSU;STA Setup Time for Repeated START Condition
t5
0.6
s
tHD;DAT Data Hold Time
t6
0.9
s
tSU;DAT Data Setup Time
t7
100
ns
tF Fall Time of Both SDA and SCL Signals
t8
300
ns
tR Rise Time of Both SDA and SCL Signals
t9
300
ns
tSU;STO Setup Time for STOP Condition
t10
0.6
s
1
Typical specifications represent average readings at 25°C and VDD = 5 V.
2
Guaranteed by design; not subject to production test.
3
4
Specifications apply to all parts.