參數(shù)資料
型號(hào)： EVAL-AD5445EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/29頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD5445
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1
DAC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 20M
數(shù)據(jù)接口： 并聯(lián)
設(shè)置時(shí)間： 30ns
DAC 型： 電流
工作溫度： -40°C ~ 125°C
已供物品： 板，CD
已用 IC / 零件： AD5445
相關(guān)產(chǎn)品： AD5445YCPZ-ND - IC DAC 12BIT PARALLEL IN 20LFCS
AD5445YRUZ-ND - IC DAC 12BIT PARALL IOUT 20TSSOP
AD5445YRU-REEL7-ND - IC DAC 12BIT PAR IOUT 20TSSOP TR
AD5445YRU-REEL-ND - IC DAC 12BIT PAR IOUT 20TSSOP TR
AD5445YRU-ND - IC DAC 12BIT PARALL IOUT 20TSSOP
AD5424/AD5433/AD5445
Data Sheet
Rev. D | Page 24 of 28
PCB LAYOUT AND POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful consideration of
the power supply and ground return layout helps to ensure the
rated performance. The printed circuit board on which the
AD5424/AD5433/AD5445 is mounted should be designed so
that the analog and digital sections are separated and confined
to certain areas of the board. If the DAC is in a system where
multiple devices require an AGND-to-DGND connection, the
connection should be made at one point only. The star ground
point should be established as close as possible to the device.
These DACs should have ample supply bypassing of 10 F in
parallel with 0.1 F on the supply, located as close to the package
as possible and ideally right up against the device. The 0.1 F
capacitor should have low effective series resistance (ESR) and
effective series inductance (ESI), like the common ceramic types
that provide a low impedance path to ground at high frequencies,
to handle transient currents due to internal logic switching. Low
ESR 1 F to 10 F tantalum or electrolytic capacitors should also be
applied at the supplies to minimize transient disturbance and filter
out low frequency ripple.
Fast switching signals such as clocks should be shielded with
digital ground to avoid radiating noise to other parts of the
board and should never be run near the reference inputs.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
reduces the effects of feedthrough through the board. A micro-
strip technique is by far the best, but not always possible with a
double-sided board. In this technique, the component side of
the board is dedicated to the ground plane, while signal traces
are placed on the solder side.
It is good practice to employ compact, minimum lead length
PCB layout design. Leads to the input should be as short as
possible to minimize IR drops and stray inductance.
The PCB metal traces between VREF and RFB should also be
matched to minimize gain error. To maximize high frequency
performance, the I-to-V amplifier should be located as close to
the device as possible.
Table 12. Overview of AD54xx and AD55xx Devices
Part No.
Resolution
No. DACs
INL(LSB)
Interface
Package
Features
8
1
±0.25
Parallel
RU-16, CP-20
10 MHz BW, 17 ns CS pulse width
8
1
±0.25
Serial
RM-10
10 MHz BW, 50 MHz serial
8
2
±0.25
Parallel
RU-20
10 MHz BW, 17 ns CS pulse width
8
2
±0.25
Serial
RU-10
10 MHz BW, 50 MHz serial
8
1
±0.25
Serial
RJ-8
10 MHz BW, 50 MHz serial
10
1
±0.5
Serial
RM-10
10 MHz BW, 50 MHz serial
10
1
±0.5
Parallel
RU-20, CP-20
10 MHz BW, 17 ns CS pulse width
10
2
±0.5
Serial
RU-16
10 MHz BW, 50 MHz serial
10
2
±0.5
Parallel
RU-24
10 MHz BW, 17 ns CS pulse width
10
1
±0.25
Serial
RJ-8
10 MHz BW, 50 MHz serial
12
1
±1
Serial
RM-10
10 MHz BW, 50 MHz serial
12
1
±0.5
Serial
RM-8
50 MHz serial interface
12
2
±1
Serial
RU-24
10 MHz BW, 50 MHz serial
12
2
±1
Parallel
CP-40
10 MHz BW, 17 ns CS pulse width
12
2
±1
Parallel
RU-20, CP-20
10 MHz BW, 17 ns CS pulse width
12
2
±1
Parallel
RU-24
10 MHz BW, 17 ns CS pulse width
12
2
±1
Serial
RU-16
10 MHz BW, 50 MHz serial
12
1
±0.5
Serial
RJ-8, RM-8
10 MHz BW, 50 MHz serial
14
1
±1
Serial
RM-8
10 MHz BW, 50 MHz serial
14
1
±2
Serial
UJ-8, RM-8
10 MHz BW, 50 MHz serial
14
1
±1
Serial
RM-8
4 MHz BW, 50 MHz serial clock
14
1
±1
Parallel
RU-28
4 MHz BW, 20 ns WR pulse width
14
2
±1
Serial
RM-8
4 MHz BW, 50 MHz serial clock
14
2
±1
Parallel
RU-38
4 MHz BW, 20 ns WR pulse width
16
1
±2
Serial
RM-8
4 MHz BW, 50 MHz serial clock
16
1
±2
Parallel
RU-28
4 MHz BW, 20 ns WR pulse width
16
2
±2
Serial
RU-16
4 MHz BW, 50 MHz serial clock
16
2
±2
Parallel
RU-38
4 MHz BW, 20 ns WR pulse width
相關(guān)PDF資料
PDF描述
AP2191WG-7 IC PWR SW USB 1CH 1.5A SOT-25-5
VI-B0X-EY CONVERTER MOD DC/DC 5.2V 50W
NRH2410T220MN INDUCTOR 22UH .30A 20% SMD
VI-B0T-EY CONVERTER MOD DC/DC 6.5V 50W
VI-B0R-EY CONVERTER MOD DC/DC 7.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5445SDZ 功能描述:BOARD EVAL FOR AD5445 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5446EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5446EBZ 功能描述:BOARD EVALUATION FOR AD5446 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5446SDZ 功能描述:BOARD EVAL FOR AD5446 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5447EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*