參數(shù)資料
型號： EVAL-AD7262EDZ
廠商： Analog Devices Inc
文件頁數(shù)： 7/33頁
文件大?。?/td> 0K
描述： BOARD EVAL CONTROL AD7262
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 2
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： 5 Vpp
在以下條件下的電源（標(biāo)準(zhǔn)）： 120mW @ 1MSPS
工作溫度： -40°C ~ 105°C
已用 IC / 零件： AD7262
已供物品： 板，CD
AD7262
Rev. 0 | Page 14 of 32
TERMINOLOGY
Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between the measured
and the ideal 1 LSB change between any two adjacent codes in
the ADC.
Integral Nonlinearity (INL)
Integral nonlinearity is the maximum deviation from a straight
line passing through the endpoints of the ADC transfer function.
The endpoints of the transfer function are zero scale, a single
(1) LSB point below the first code transition and full scale, a single
(1) LSB point above the last code transition.
Zero Code Error
This is the deviation of the midscale transition (all 1s to all 0s)
from the ideal VIN voltage, that is, VCM – LSB.
Positive Full-Scale Error
This is the deviation of the last code transition (011 … 110) to
(011 … 111) from the ideal, that is,
LSB
1
2
×
+
Gain
V
REF
CM
after the zero code error has been adjusted out.
Negative Full-Scale Error
This is the deviation of the first code transition (10 … 000) to
(10 … 001) from the ideal, that is,
LSB
1
2
+
×
Gain
V
REF
CM
after the zero code error has been adjusted out.
Zero Code Error Match
This is the difference in zero code error across both ADCs.
Positive Full-Scale Error Match
This is the difference in positive full-scale error across both ADCs.
Negative Full-Scale Error Match
This is the difference in negative full-scale error across both ADCs.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode at the end
of a conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1/2 LSB, after the end of a conversion.
Signal-to-(Noise + Distortion) Ratio
This ratio is the measured ratio of signal-to-(noise + distortion)
at the output of the analog-to-digital converter. The signal is the
rms amplitude of the fundamental. Noise is the sum of all non-
fundamental signals up to half the sampling frequency (fS/2),
excluding dc. The ratio is dependent on the number of quan-
tization levels in the digitization process; the more levels, the
smaller the quantization noise. The theoretical signal-to-(noise +
distortion) ratio for an ideal N-bit converter with a sine wave
input is given by
Signal-to-(Noise + Distortion)
= (6.02N + 1.76) dB
Thus for a 12-bit converter, this is 86 dB.
Total Harmonic Distortion (THD)
Total harmonic distortion is the ratio of the rms sum of harmonics
to the fundamental. For the AD7262/AD7262-5, it is defined as
1
2
6
2
5
2
4
2
3
2
log
20
(dB)
V
THD
+
=
where V1 is the rms amplitude of the fundamental, and V2, V3,
V4
, V5, and V6 are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic, or spurious noise, is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of the fun-
damental. Normally, the value of this specification is determined
by the largest harmonic in the spectrum, but for ADCs where
the harmonics are buried in the noise floor, it is a noise peak.
ADC-to-ADC Isolation
ADC-to-ADC isolation is a measure of the level of crosstalk
between the ADC A and ADC B. It is measured by applying a
full-scale, 100 kHz sine wave signal to all unselected input channels
and determining how much that signal is attenuated in the
selected channel with a 40 kHz signal. The figure given is the
worst case.
PSRR (Power Supply Rejection)
Variations in power supply affect the full-scale transition but
not the linearity of the converter. Power supply rejection is the
maximum change in the full-scale transition point due to a
change in power supply voltage from the nominal value (see
Propagation Delay Time, Low to High (tPLH)
Propagation delay time from low to high is defined as the time
taken from the 50% point on a low to high input signal until the
digital output signal reaches 50% of its final low value.
Propagation Delay Time, High to Low (tPHL)
Propagation delay time from high to low is defined as the time
taken from the 50% point on a high to low input signal until the
digital output signal reaches 50% of its final high value.
Comparator Offset
Comparator offset is the measure of the density of digital 1s
and 0s in the comparator output when the negative analog
terminal of the comparator input is held at a static potential
and the analog input to the positive terminal of the comparators
is varied proportionally about the static negative terminal voltage.
相關(guān)PDF資料
PDF描述
VE-212-EY CONVERTER MOD DC/DC 15V 50W
EBC20DREH-S734 CONN EDGECARD 40POS .100 EYELET
VE-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
EEC17DRAS-S734 CONN EDGECARD 34POS .100 R/A PCB
VI-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7265CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265EDZ 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7266CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*