參數(shù)資料
型號(hào): EVAL-AD7400AEDZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/20頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL AD7400A
標(biāo)準(zhǔn)包裝: 1
系列: iCoupler®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 10M
數(shù)據(jù)接口: 串行
輸入范圍: ±320 mV
在以下條件下的電源(標(biāo)準(zhǔn)): 95mW @ 10MSPS
工作溫度: -40°C ~ 125°C
已用 IC / 零件: AD7400A
已供物品:
Data Sheet
AD7400A
Rev. D | Page 15 of 20
DIGITAL FILTER
The overall system resolution and throughput rate is deter-
mined by the filter selected and the decimation rate used. The
higher the decimation rate, the greater the system accuracy, as
illustrated in Figure 24. However, there is a tradeoff between
accuracy and throughput rate and, therefore, higher decimal-
tion rates result in lower throughput solutions.
A Sinc3 filter is recommended for use with the AD7400A. This
filter can be implemented on an FPGA or a DSP.
(
)
(
)
3
1
)
(
=
Z
z
H
DR
where DR is the decimation rate.
80
70
60
50
40
30
20
10
0
90
10
100
1k
1
DECIMATION RATE
S
NR
(
d
B)
SINC3
SINC2
SINC1
07077-
025
Figure 24. SNR vs. Decimation Rate for Different Filter Types
The following Verilog code provides an example of a Sinc3 filter
implementation on a Xilinx Spartan-II 2.5 V FPGA. This code
can possibly be compiled for another FPGA, such as an Altera
device. Note that the data is read on the negative clock edge in
this case, although it can be read on the positive edge, if preferred.
Figure 24 shows the effect of using different decimation rates
with various filter types.
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
mclk1;
/*used to clk filter*/
input
reset;
/*used to reset filter*/
input
mdata1;
/*ip data to be
filtered*/
output [15:0] DATA;
/*filtered op*/
integer location;
integer info_file;
reg [23:0]
ip_data1;
reg [23:0]
acc1;
reg [23:0]
acc2;
reg [23:0]
acc3;
reg [23:0]
acc3_d1;
reg [23:0]
acc3_d2;
reg [23:0]
diff1;
reg [23:0]
diff2;
reg [23:0]
diff3;
reg [23:0]
diff1_d;
reg [23:0]
diff2_d;
reg [15:0]
DATA;
reg [7:0]
word_count;
reg word_clk;
reg init;
/*Perform the Sinc ACTION*/
always @ (mdata1)
if(mdata1==0)
ip_data1 <= 0;
/* change from a 0
to a -1 for 2's comp */
else
ip_data1 <= 1;
/*ACCUMULATOR (INTEGRATOR)
Perform the accumulation (IIR) at the speed
of the modulator.
MCLKOUT
IP_DATA1
ACC1+
ACC2+
ACC3+
+
Z
+
Z
+
Z
07077-
021
Figure 25. Accumulator
Z = one sample delay
MCLKOUT = modulators conversion bit rate
*/
always @ (negedge mclk1 or posedge reset)
if (reset)
begin
/*initialize acc registers on reset*/
acc1 <= 0;
acc2 <= 0;
acc3 <= 0;
end
else
begin
/*perform accumulation process*/
acc1 <= acc1 + ip_data1;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end
/*DECIMATION STAGE (MCLKOUT/ WORD_CLK)
*/
always @ (posedge mclk1 or posedge reset)
if (reset)
word_count <= 0;
else
word_count <= word_count + 1;
always @ (word_count)
word_clk <= word_count[7];
相關(guān)PDF資料
PDF描述
EBC20DREN-S734 CONN EDGECARD 40POS .100 EYELET
EVAL-AD7262EDZ BOARD EVAL CONTROL AD7262
VE-212-EY CONVERTER MOD DC/DC 15V 50W
EBC20DREH-S734 CONN EDGECARD 40POS .100 EYELET
VE-J1P-EY CONVERTER MOD DC/DC 13.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7400EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Isolated Sigma-Delta Modulator
EVAL-AD7400EDZ 功能描述:BOARD EVAL AD7400 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCoupler® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7401AEDZ 功能描述:BOARD EVAL FOR AD7401 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCoupler® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7401EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Isolated Sigma-Delta Modulator
EVAL-AD7401EDZ 功能描述:BOARD EVALUATION FOR AD7401 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCoupler® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件