- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17036 > EVAL-AD7400EDZ (Analog Devices Inc)BOARD EVAL AD7400 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7400EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL AD7400 |
| 標準包裝： | 1 |
| 系列： | iCoupler® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 10M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±320 mV |
| 在以下條件下的電源（標準）： | 90mW @ 10MSPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7400 |
| 已供物品： | 板 |
Data Sheet
AD7400
Rev. G | Page 15 of 20
DIGITAL FILTER
A Sinc3 filter is recommended for use with the AD7400. This
filter can be implemented on an FPGA or a DSP. The following
Verilog code provides an example of a Sinc3 filter implementation
on a Xilinx Spartan-II 2.5 V FPGA. This code can possibly be
compiled for another FPGA, such as an Altera device. Note
that the data is read on the negative clock edge in this case,
although it can be read on the positive edge if preferred. Figure 28
shows the effect of using different decimation rates with various
filter types.
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
mclk1;
/*used to clk filter*/
input
reset;
/*used to reset filter*/
input
mdata1;
/*ip data to be
filtered*/
output [15:0] DATA;
/*filtered op*/
integer location;
integer info_file;
ip_data1;
reg [23:0]
acc1;
reg [23:0]
acc2;
reg [23:0]
acc3;
reg [23:0]
acc3_d1;
reg [23:0]
acc3_d2;
reg [23:0]
diff1;
reg [23:0]
diff2;
reg [23:0]
diff3;
reg [23:0]
diff1_d;
reg [23:0]
diff2_d;
reg [15:0]
DATA;
reg [7:0]
word_count;
reg word_clk;
reg init;
/*Perform the Sinc ACTION*/
always @ (mdata1)
if(mdata1==0)
ip_data1 <= 0;
/* change from a 0
to a -1 for 2's comp */
else
ip_data1 <= 1;
/*ACCUMULATOR (INTEGRATOR)
Perform the accumulation (IIR) at the speed
of the modulator.
04718-021
MCLKOUT
IP_DATA1
ACC1+
ACC2+
ACC3
+
Z
+
Z
+
Z
Figure 25. Accumulator
Z = one sample delay
MCLKOUT = modulators conversion bit rate
*/
always @ (negedge mclk1 or posedge reset)
if (reset)
begin
/*initialize acc registers on reset*/
acc1 <= 0;
acc2 <= 0;
acc3 <= 0;
end
else
begin
/*perform accumulation process*/
acc1 <= acc1 + ip_data1;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end
/*DECIMATION STAGE (MCLKOUT/ WORD_CLK)
*/
always @ (posedge mclk1 or posedge reset)
if (reset)
word_count <= 0;
else
word_count <= word_count + 1;
always @ (word_count)
word_clk <= word_count[7];
/*DIFFERENTIATOR (including decimation stage)
Perform the differentiation stage (FIR) at a
lower speed.
WORD_CLK
ACC3
DIFF1
DIFF3
+
–
+
–
DIFF2
Z–1
–
+
–
Z–1
04718-
022
Figure 26. Differentiator
Z = one sample delay
WORD_CLK = output word rate
*/
相關PDF資料 |
PDF描述 |
|---|---|
| VI-21N-EY | CONVERTER MOD DC/DC 18.5V 50W |
| EVAL-AD7400AEDZ | BOARD EVAL AD7400A |
| EBC20DREN-S734 | CONN EDGECARD 40POS .100 EYELET |
| EVAL-AD7262EDZ | BOARD EVAL CONTROL AD7262 |
| VE-212-EY | CONVERTER MOD DC/DC 15V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7401AEDZ | 功能描述:BOARD EVAL FOR AD7401 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCoupler® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7401EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Isolated Sigma-Delta Modulator |
| EVAL-AD7401EDZ | 功能描述:BOARD EVALUATION FOR AD7401 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCoupler® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD74111EBZ | 功能描述:BOARD EVAL FOR AD74111 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD74122EB-U1 | 制造商:Analog Devices 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。