參數(shù)資料
型號(hào): EVAL-AD7708EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 19/44頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD7708
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 1.37k
數(shù)據(jù)接口: 串行
輸入范圍: ±2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 3.84mW @ 3V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7708
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7708BRZ-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRUZ-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BR-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-SOIC
更多...
其它名稱: EVAL-AD7708EB
EVAL-AD7708EB-ND
REV. 0
–26–
AD7708/AD7718
Status Register (A3, A2, A1, A0 = 0, 0, 0, 0; Power-On-Reset = 00Hex)
The ADC Status Register is an 8-bit read-only register. To access the ADC Status Register, the user must write to the Communica-
tions Register selecting the next operation to be a read and load Bits A3-A0 with 0, 0, 0,0. Table XIV outlines the bit designations
for the Status Register. SR0 through SR7 indicate the bit location, SR denoting the bits are in the Status Register. SR7 denotes the
first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.
R
S7
6
R
S5
R
S4
R
S3
R
S2
R
S1
R
S0
R
S
Y
D
R)
0
()
0
(
0)
0
(
L
A
C)
0
(
0)
0
(
R
E)
0
(
0)
0
(
0)
0
(
K
C
O
L
Table XIV. Status Register Bit Designations
Bit
Location
Mnemonic Description
SR7
RDY
Ready Bit for the ADC
Set when data is transferred to the ADC data registers or on completion of calibration cycle. The RDY
bit is cleared automatically a period of time before the data register is updated with a new conversion
result or after the ADC data register has been read. This bit is also cleared by a write to the mode bits to
indicate a conversion or calibration. The
RDY pin is the complement of the RDY bit.
SR6
0
Bit is automatically cleared. Reserved for future use
SR5
CAL
Calibration Status Bit
Set to indicate completion of calibration. It is set at the same time that the RDY is set high.
Cleared by a write to the mode bits to start another ADC conversion or calibration.
SR4
0
This bit is automatically cleared. Reserved for future use
SR3
ERR
ADC Error Bit
Set to indicate that the result written to the ADC data register has been clamped to all zeros or all ones.
After a calibration this bit also flags error conditions that caused the calibration registers not to be
written. Error sources include Overrange.
Cleared by a write to the mode bits to initiate a conversion or calibration.
SR2
0
This bit is automatically cleared. Reserved for future use
SR1
0
This bit is automatically cleared. Reserved for future use
SR0
LOCK
PLL Lock Status Bit.
Set if the PLL has locked onto the 32.768 kHz crystal oscillator clock. If the user is worried about
exact sampling frequencies etc., the LOCK bit should be interrogated and the result discarded if the
LOCK bit is zero.
相關(guān)PDF資料
PDF描述
RPP20-4812D/N CONV DC/DC 20W 36-75VIN +/-12V
EBA14DTKT-S288 CONN EDGECARD 28POS .125 EXTEND
RPP20-4805S/N CONV DC/DC 20W 36-75VIN 05VOUT
ECM12DRMT CONN EDGECARD 24POS .156 WW
DEMO51AC256KIT KIT DEMO DEMOAC DC9S08A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7709EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk
EVAL-AD7710EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Signal Conditioning ADC
EVAL-AD7711EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents
EVAL-AD7712EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC
EVAL-AD7713EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC