參數(shù)資料
型號(hào)： EVAL-AD7714-3EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/40頁(yè)
文件大小： 0K
描述： BOARD EVAL FOR AD7714
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 1k
數(shù)據(jù)接口： 串行
輸入范圍： 0 ~ 3.3 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 3.65mW @ 3.3 V
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7714-3
已供物品： 板
相關(guān)產(chǎn)品： AD7714YRZ-ND - IC ADC 24BIT SIGMA-DELTA 24SOIC
AD7714ARSZ-5-ND - IC ADC 24BIT SIGMA-DELTA 28SSOP
AD7714ANZ-3-ND - IC ADC 24BIT SIGMA-DELTA 24-DIP
AD7714ARZ-3-ND - IC ADC 24BIT SIGMA-DELTA 24SOIC
AD7714YRZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24SOIC
AD7714YRUZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7714YRZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24SOIC
AD7714ARSZ-3REEL-ND - IC ADC 24BIT SIGMA-DELTA 28SSOP
AD7714YRUZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP
AD7714ARZ-5REEL-ND - IC ADC 24BIT SIGMA-DELTA 24SOIC
更多...
AD7714
REV. C
–16–
MD2
MD1
MD0
Operating Mode (continued)
1
0
System-Offset Calibration; this activates system-offset calibration on the channel selected by CH2, CH1
and CH0 of the Communications Register. This is a one step calibration sequence and when complete
the part returns to Normal Mode with MD2, MD1 and MD0 returning to 0, 0, 0. The
DRDY output
or bit goes high when calibration is initiated and returns low when this system offset calibration is com-
plete and a new valid word is available in the data register. For this calibration type, the zero-scale cali-
bration is performed at the selected gain on the input voltage provided at the analog input during this
calibration sequence. This input voltage should remain stable for the duration of the calibration. The
full-scale calibration is performed at the selected gain on an internally generated VREF/Selected Gain.
1
0
1
Background Calibration; this activates background calibration on the channel selected by CH2, CH1
and CH0 of the Communications Register. If the background calibration mode is on, then the AD7714
provides continuous self-calibration of the shorted (zeroed) inputs. This calibration takes place as part
of the conversion sequence, extending the conversion time and reducing the word rate by a factor of six.
Its major advantage is that the user does not have to worry about recalibrating the offset of the device
when there is a change in the ambient temperature or supplies. In this mode, the zero-scale calibration
is performed at the selected gain on internally shorted (zeroed) inputs. The calibrations are interleaved
with normal conversions and the calibration registers of the device are automatically updated. Because
the background calibration does not perform full-scale calibrations, a self-calibration should be per-
formed before placing the part in the background calibration mode.
1
0
Zero-Scale Self-Calibration; this activates zero-scale self-calibration on the channel selected by CH2,
CH1 and CH0 of the Communications Register. This zero-scale self-calibration is performed at the
selected gain on internally shorted (zeroed) inputs. This is a one step calibration sequence and when
complete the part returns to Normal Mode with MD2, MD1 and MD0 returning to 0, 0, 0. The
DRDY
output or bit goes high when calibration is initiated and returns low when this zero-scale self-calibration
is complete and a new valid word is available in the data register.
1
Full-Scale Self-Calibration; this activates full-scale self-calibration on the channel selected by CH2,
CH1 and CH0 of the Communications Register. This full-scale self-calibration is performed at the
selected gain on an internally-generated VREF/Selected Gain. This is a one step calibration sequence and
when complete the part returns to Normal Mode with MD2, MD1 and MD0 returning to 0, 0, 0. The
DRDY output or bit goes high when calibration is initiated and returns low when this full-scale self-
calibration is complete and a new valid word is available in the data register.
G2
G1
G0
Gain Setting
0001
0012
0104
0118
10016
10132
11064
111128
BO
Burnout Current. A 0 in this bit turns off the on-chip burnout currents. This is the default (Power-On
or RESET) status of this bit. A 1 in this bit activates the burnout currents. When active, the burnout
currents connect to the selected analog input pair, one to the AIN(+) input and one to the AIN(–) input.
FSYNC
Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and
the calibration control logic are held in a reset state and the analog modulator is also held in its reset
state. When this bit goes low, the modulator and filter start to process data and a valid word is available
in 3
× 1/(output update rate), i.e., the settling time of the filter. This FSYNC bit does not affect the
digital interface and does not reset the
DRDY output if it is low.
相關(guān)PDF資料
PDF描述
381LX102M100J022 CAP ALUM 1000UF 100V 20% SNAP
REC5-1212DRW/H4/C CONV DC/DC 5W 9-18VIN +/-12VOUT
REC5-1209DRW/H4/C CONV DC/DC 5W 9-18VIN +/-09VOUT
REC5-1209DRW/H4/A CONV DC/DC 5W 9-18VIN +/-09VOUT
380LX183M025K032 CAP ALUM 18000UF 25V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7714-5EB 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk
EVAL-AD7715-3EB 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
EVAL-AD7715-3EBZ 功能描述:BOARD EVALUATION FOR AD7715 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7715-3EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
EVAL-AD7715-5EB 制造商:Analog Devices 功能描述:EVLAUATION BOARD - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*