- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17060 > EVAL-AD7767-2EDZ (Analog Devices Inc)BOARD EVALUATION FOR AD7767 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7767-2EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/25頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7767 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 32k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 8.5mW @ 32kSPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7767-2 |
| 已供物品： | 板，CD |
| 其它名稱： | Q3407966 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
AD7767
Rev. C | Page 17 of
24
AD7767 INTERFACE
The AD7767 provides the user with a flexible serial interface,
enabling the user to implement the most desirable interfacing
scheme for their application. The AD7767 interface comprises
seven different signals. Five of these signals are inputs: MCLK,
CS, SYNC/PD, SCLK, and SDI. The other two signals are
outputs: DRDY and SDO.
INITIAL POWER-UP
On initial power-up, apply a continuous MCLK signal. It is
recommended that the user reset the AD7767 to clear the filters
and ensure correct operation. The reset is completed as shown
in Figure 5, with all events occurring relative to the rising edge
of MCLK. A negative pulse on the SYNC/PD input initiates the
reset, and the DRDY output switches to logic high and remains
high until valid data is available. Following the power-up of the
AD7767 by transitioning the SYNC/PD pin to logic high, a settling
time is required before valid data is output by the device. This
settling time, tSETTLING, is a function of the MCLK frequency and
the decimation rate.
lists the settling time of each AD7767
model and should be referenced when reviewing
Table 7. Filter Settling Time After SYNC/PD
Model
Decimation Rate
tSETTLING1
AD7767
8
(594 × tMCLK) + t21
AD7767-1
16
(1186 × tMCLK) + t21
AD7767-2
32
(2370 × tMCLK) + t21
1 tSETTLING is measured from the first MCLK rising edge after the rising edge of SYNC/PD
to the falling edge of DRDY.
READING DATA
The AD7767 outputs its data conversion results in an MSB-first,
twos complement, 24-bit format on the serial data output pin
(SDO). MCLK is the master clock, which controls all the AD7767
conversions. The SCLK is the serial clock input for the device.
All data transfers take place with respect to the SCLK signal.
The DRDY line is used as a status signal to indicate when the
data is available to be read from the AD7767. The falling edge of
DRDY indicates that a new data-word is available in the output
register of the device. DRDY stays low during the period that
output data is permitted to be read from the SDO pin. The
DRDY signal returns to logic high to indicate when not to read
from the device. Ensure that a data read is not attempted during
this period while the output register is being updated.
The AD7767 offers the option of using a chip select input signal
(CS) in its data read cycle. The CS signal is a gate for the SDO pin
and allows many AD7767 devices to share the same serial bus. It
acts as an instruction signal to each of these devices indicating
permission to use the bus. When CS is logic high, the SDO line
of the AD7767 is tristated.
There are two distinct patterns that can be initiated to read data
from the AD7767 device: a pattern for when the CS falling edge
occurs after the DRDY falling edge and a pattern for when the
CS falling edge occurs before the DRDY falling edge (when CS
is set to logic low).
When the CS falling edge occurs after the DRDY falling edge,
the MSB of the conversion result is available on the SDO line on
the CS falling edge. The remaining bits of the conversion result
(MSB 1, MSB 2, and so on) are clocked onto the SDO line
by the falling edges of SCLK that follow the CS falling edge.
details this interfacing scheme.
When CS is tied low, the AD7767 serial interface can operate in
3-wire mode as shown in
. In this case, the MSB of the
conversion result is available on the SDO line on the falling
edge of
DRDY. The remaining bits of the data conversion result
(MSB 1, MSB 2, and so on) are clocked onto the SDO line
by the subsequent SCLK falling edges.
POWER-DOWN, RESET, AND SYNCHRONIZATION
The AD7767 SYNC/PD pin allows the user to synchronize
multiple AD7767 devices. This pin also allows the user to reset
and power down the AD7767 device. These features are
implemented relative to the rising edges of MCLK and are
shown in
, marked as A, B, C, and D.
To power down, reset, or synchronize a device, the AD7767
SYNC/PD pin should be taken low. On the first rising edge of
MCLK, the AD7767 is powered down. The DRDY pin transi-
tions to logic high, indicating that the data in the output register
is no longer valid. The status of the SYNC/PD pin is checked on
each subsequent rising edge of MCLK. On the first rising edge
of MCLK after the SYNC/PD pin is taken high, the AD7767 is
taken out of power-down. On the next rising edge, the filter of
the AD7767 is reset. On the following rising edge, the first new
sample is taken.
A settling time, tSETTLING, from the filter reset must elapse before
valid data is output by the device (see Table 7). The DRDY
output goes logic low after tSETTLING to indicate when valid data is
available on SDO for readback.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B34-EY | CONVERTER MOD DC/DC 48V 50W |
| 0210490278 | CABLE JUMPER 1.25MM .030M 22POS |
| EVAL-AD7799EBZ | BOARD EVALUATION FOR AD7799 |
| RCM15DCBH-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| EVAL-AD7785EBZ | BOARD EVALUATION FOR AD7785 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7767EDZ | 功能描述:BOARD EVAL AD7767 128KSPS 108DB RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7780EBZ | 功能描述:BOARD EVAL FOR AD7780 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7781EBZ | 功能描述:BOARD EVAL FOR AD7781 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7782EB | 制造商:Analog Devices 功能描述:READ ONLY, PIN CONFIGURED 24BIT SEGMA-DELTA ADC - Bulk |
| EVAL-AD7783EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。