- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17048 > EVAL-AD7791EBZ (Analog Devices Inc)BOARD EVAL FOR AD7791 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7791EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/20頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7791 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 120 |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7791 |
| 已供物品： | 板 |
Data Sheet
AD7791
Rev. A | Page 5 of 20
TIMING CHARACTERISTICS1, 2
Table 2. (VDD = 2.5 V to 5.25 V; GND = 0 V, REFIN(+) = 2.5 V, REFIN(–) = GND, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V,
Input Logic 1 = VDD, unless otherwise noted.)
Parameter
Limit at TMIN, TMAX
(B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK High Pulsewidth
t4
100
ns min
SCLK Low Pulsewidth
Read Operation
t1
0
ns min
CS Falling Edge to DOUT/RDY Active Time
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.5 V to 3.6 V
t23
0
ns min
SCLK Active Edge to Data Valid Delay4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.5 V to 3.6 V
10
ns min
Bus Relinquish Time after CS Inactive Edge
80
ns max
t6
100
ns max
SCLK Inactive Edge to CS Inactive Edge
t7
10
ns min
SCLK Inactive Edge to DOUT/RDY High
Write Operation
t8
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time4
t9
30
ns min
Data Valid to SCLK Edge Setup Time
t10
25
ns min
Data Valid to SCLK Edge Hold Time
t11
0
ns min
CS Rising Edge to SCLK Edge Hold Time
1
Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2
3
These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4
SCLK active edge is falling edge of SCLK.
5
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7783EBZ | BOARD EVAL FOR AD7783 |
| GBC25DREI-S13 | CONN EDGECARD 50POS .100 EXTEND |
| EVAL-AD7171EBZ | BOARD EVAL FOR AD7171 |
| HKQ0603S3N8C-T | INDUCTOR HI FREQ 3.8NH 0201 |
| ADR441ARMZ-REEL7 | IC VREF SERIES PREC 2.5V 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7792EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7792EBZ | 功能描述:BOARD EVALUATION FOR AD7792 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7792EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
| EVAL-AD7793EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7793EBZ | 功能描述:BOARD EVALUATION FOR AD7793 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。