參數(shù)資料
型號(hào): EVAL-AD7912CB
廠商: Analog Devices Inc
文件頁(yè)數(shù): 9/32頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7912
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 10
采樣率(每秒): 1M
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ Vdd
在以下條件下的電源(標(biāo)準(zhǔn)): 1MSPS 帶 3V 電壓時(shí)為 4.8mW
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7912
已供物品: 板,CD
產(chǎn)品目錄頁(yè)面: 779 (CN2011-ZH PDF)
AD7912/AD7922
Rev. 0 | Page 17 of 32
Table 7 provides some typical performance data with various
op amps used as the input buffer, and a 50 kHz input tone under
the same setup conditions.
Table 7. AD7922 Performance for Various Input Buffers
Op Amp in the Input
Buffer
AD7922 SNR Performance (dB)
50 kHz Input , VDD = 3.6 V
Single op amps
AD8038
72.79
AD8510
72.35
AD8021
72.2
Dual op amps
AD712
72.68
AD8022
72.88
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum
source impedance depends on the amount of total harmonic
distortion (THD) that can be tolerated. The THD increases as
the source impedance increases and performance degrades (see
Figure 16).
DIGITAL INPUTS
The digital inputs applied to the AD7912/AD7922 are not
limited by the maximum ratings that limit the analog input.
Instead, the digital inputs applied can go to 7 V and are not
restricted by the VDD + 0.3 V limit as on the analog input. For
example, if the AD7912/AD7922 are operated with a VDD of 3 V,
then 5 V logic levels could be used on the digital inputs. How-
ever, it is important to note that the data output on DOUT still
has 3 V logic levels when VDD = 3 V. Another advantage of
SCLK, DIN, and CS not being restricted by the VDD + 0.3 V limit
is that power supply sequencing issues are avoided. If CS, DIN,
or SCLK are applied before VDD, then there is no risk of latch-up
as there would be on the analog inputs if a signal greater than
0.3 V were applied prior to VDD.
DIN INPUT
The channel to be converted on in the next conversion is
selected by writing to the DIN pin. Data on the DIN pin is
loaded into the AD7912/AD7922 on the falling edge of SCLK.
The data is transferred into the part on the DIN pin at the same
time that the conversion result is read from the part. Only the
third and fourth bits of the DIN word are used; the rest are
ignored by the ADC.
The third MSB is the channel identifier bit, which identifies the
channel to be converted on in the next conversion,
VIN0 (CHN = 0) or VIN1 (CHN = 1).
The fourth MSB, STY, is related to the mode of operation of the
device. To keep the AD7912/ AD7922 in daisy-chain mode, the
CHN and STY bits have to be inverted during the conversions
(STY ≠ CHN). A conversion with STY = CHN on the input
forces the device to normal mode in the next cycle. See the
Daisy-Chain Mode section for more details.
If the AD7912/AD7922 are not going to be used in daisy-chain
mode, it is recommended to keep STY and CHN the same
(STY = CHN). In that case, the channel can be selected by tying
DIN either high or low during a conversion cycle.
To summarize:
CHN = 0
, Channel 0 selected for next conversion.
CHN = 1
, Channel 1 selected for next conversion.
CHN = STY
, forces normal mode in the next cycle.
CHN
≠ STY, keeps the AD7912/AD7922 in daisy-chain mode.
04351-0-021
LSB
MSB
X
CHN
STY
DON'T CARE
Figure 24. AD7912/AD7922 DIN Word
DOUT OUTPUT
The conversion result from the AD7912/AD7922 is provided on
this output as a serial data stream. The bits are clocked out on
the SCLK falling edge at the same time that the conversion is
taking place.
The serial data stream for the AD7922 consists of two leading
zeros followed by the bit that identifies the channel converted,
the bit that indicates the current mode of operation, and the
12-bit conversion result with MSB provided first.
For the AD7912, the serial data stream consists of two leading
zeros followed by the bit that identifies the channel converted,
the bit that indicates the current mode of operation, and the
10-bit conversion result with MSB provided first, followed by
two trailing zeros.
The CHN and MOD bits on DOUT indicate to the user the
current mode of operation of the ADC. If CHN = MOD,
the AD7912/AD7922 are in normal mode. Otherwise, if
CHN ≠ MOD, the AD7912/AD7922 are in daisy-chain mode.
04351-0-022
LSB
AD7912
MSB
00
0
CHN
MOD CONVERSION RESULT
AD7922
0
CHN
MOD
CONVERSION RESULT
Figure 25. AD7912/AD7922 DOUT Word
相關(guān)PDF資料
PDF描述
REC5-053.3SRW/H6/A CONV DC/DC 5W 4.5-9VIN 3.3VOUT
VE-21J-EY CONVERTER MOD DC/DC 36V 50W
381LX271M200J012 CAP ALUM 270UF 200V 20% SNAP
EVAL-AD7656CBZ BOARD EVAL FOR AD7656
REC5-0515SRW/H6/C CONV DC/DC 5W 4.5-9VIN 15VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7912CBZ 功能描述:BOARD EVALUATION FOR AD7912 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7920CB 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
EVAL-AD7920CBZ 功能描述:BOARD EVALUATION FOR AD7920 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7922CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7922CBZ 功能描述:BOARD EVAL FOR AD7922 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件