- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16593 > EVAL-ADCMP562BRQZ (Analog Devices Inc)BOARD EVALUATION ADCMP562BRQZ PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADCMP562BRQZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION ADCMP562BRQZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，比較器 |
| 已用 IC / 零件： | ADCMP562 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADCMP562BRQ-ND - IC COMPARATOR PECL DUAL 20QSOP ADCMP562BRQZ-ND - IC COMPARATOR PECL DUAL 20-QSOP |
ADCMP561/ADCMP562
Rev. A | Page 10 of 16
TIMING INFORMATION
50%
VREF ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VIN
VOD
tS
tPL
04687-0-004
Figure 18. System Timing Diagram
Figure 18 shows the compare and latch features of the ADCMP561/ADCMP562. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions
Symbol
Timing
Description
tPDH
Input to Output High Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input to Output Low Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable to Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable to Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage Overdrive
Difference between the differential input and reference input voltages.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3AAA-2636R | IDC CABLE - MSC26A/MC26M/MSC26A |
| VI-BND-EW | CONVERTER MOD DC/DC 85V 100W |
| TMDXCNCD28069ISO | EVAL PICCOLO CONTROLCARD |
| ECM30DCBD | CONN EDGECARD 60POS R/A .156 SLD |
| MCZ33742SEGR2 | IC SYSTEM BASIS CHIP CAN 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP563BRQ | 制造商:Analog Devices 功能描述:EVAL BD FOR THE DUAL HS PECL COMPARATOR - Bulk |
| EVAL-ADCMP563BRQZ | 功能描述:BOARD EVALUATION ADCMP563BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP564BRQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, High Speed ECL Comparators |
| EVAL-ADCMP564BRQZ | 功能描述:BOARD EVALUATION ADCMP564BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP565BPZ | 功能描述:BOARD EVALUATION ADCMP565BPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。