- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16589 > EVAL-ADCMP581BCPZ (Analog Devices Inc)BOARD EVALUATION ADCMP581BCP PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADCMP581BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION ADCMP581BCP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，比較器 |
| 已用 IC / 零件： | ADCMP581 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADCMP581BCPZ-WP-ND - IC COMPARATOR ECL UFAST 16-LFCSP ADCMP581BCPZ-RL7-ND - IC COMPARATOR ECL UFAST 16-LFCSP ADCMP581BCPZ-R2-ND - IC COMPARATOR ECL UFAST 16-LFCSP |
ADCMP580/ADCMP581/ADCMP582
Rev. A | Page 5 of 16
TIMING INFORMATION
Figure 2 shows the ADCMP580/ADCMP581/ADCMP582 compare and latch timing relationships. Table 2 provides the definitions of the
terms shown in Figure 2.
50%
VN ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VN
VOD
tS
tPL
04672-028
Figure 2. Comparator Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
tPDH
Input-to-Output High Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input-to-Output Low Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable-to-Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable-to-Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time that the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VN
Normal Input Voltage
Difference between the input voltages VP and VN for output true.
VOD
Voltage Overdrive
Difference between the input voltages VP and VN for output false.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMM06DRAI | CONN EDGECARD 12POS R/A .156 SLD |
| EVAL-ADCMP566BCPZ | BOARD EVALUATION ADCMP566BPZ |
| HCM11DRAI | CONN EDGECARD 22POS R/A .156 SLD |
| EVAL-ADCMP565BPZ | BOARD EVALUATION ADCMP565BPZ |
| GEM31DTKT | CONN EDGECARD 62POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP582BCP | 制造商:Analog Devices 功能描述:EVAL BOARD-DUAL SUPPLY, PECL ON XFCB3.0 - Bulk |
| EVAL-ADCMP582BCPZ | 功能描述:BOARD EVALUATION ADCMP582BCP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP600BKSZ | 功能描述:BOARD EVAL FOR ADCMP600 SC70-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP600BRJZ | 功能描述:BOARD EVAL FOR ADCMP600 SOT23-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP601BKSZ | 功能描述:BOARD EVAL FOR ADCMP601 SC70-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。