- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16587 > EVAL-ADCMP602BRMZ (Analog Devices Inc)BOARD EVAL FOR ADCMP602 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADCMP602BRMZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADCMP602 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 比較器，單路 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADCMP602 |
| 主要屬性： | CMOS 和 TTL 兼容輸出 |
| 次要屬性： | 鎖銷啟用和關(guān)機(jī)引腳 |
| 已供物品： | 板 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
ADCMP600/ADCMP601/ADCMP602
Rev. A | Page 10 of 16
APPLICATION INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP600/ADCMP601/ADCMP602 comparators are very
high speed devices. Despite the low noise output stage, it is essential
to use proper high speed design techniques to achieve the specified
performance. Because comparators are uncompensated amplifiers,
feedback in any phase relationship is likely to cause oscillations or
undesired hysteresis. Of critical importance is the use of low
impedance supply planes, particularly the output supply plane
(VCCO) and the ground plane (GND). Individual supply planes are
recommended as part of a multilayer board. Providing the lowest
inductance return path for switching currents ensures the best
possible performance in the target application.
It is also important to adequately bypass the input and output
supplies. Multiple high quality 0.01 F bypass capacitors should
be placed as close as possible to each of the VCCI and VCCO supply
pins and should be connected to the GND plane with redundant
vias. At least one of these should be placed to provide a physically
short return path for output currents flowing back from ground
to the VCC pin. High frequency bypass capacitors should be
carefully selected for minimum inductance and ESR. Parasitic
layout inductance should also be strictly controlled to maximize
the effectiveness of the bypass at high frequencies.
If the package allows and the input and output supplies have
been connected separately such that VCCI ≠ VCCO, care should be
taken to bypass each of these supplies separately to the GND
plane. A bypass capacitor should never be connected between
them. It is recommended that the GND plane separate the VCCI
and VCCO planes when the circuit board layout is designed to
minimize coupling between the two supplies and to take
advantage of the additional bypass capacitance from each
respective supply to the ground plane. This enhances the
performance when split input/output supplies are used. If the
input and output supplies are connected together for single-supply
operation such that VCCI = VCCO, coupling between the two supplies
is unavoidable; however, careful board placement can help keep
output return currents away from the inputs.
TTL-/CMOS-COMPATIBLE OUTPUT STAGE
Specified propagation delay performance can be achieved only
by keeping the capacitive load at or below the specified minimums.
The outputs of the devices are designed to directly drive one
Schottky TTL or three low power Schottky TTL loads or the
equivalent. For large fan outputs, buses, or transmission lines,
use an appropriate buffer to maintain the excellent speed and
stability of the comparator.
With the rated 5 pF load capacitance applied, more than half of
the total device propagation delay is output stage slew time,
even at 2.5 V VCC. Because of this, the total prop delay decreases
as VCCO decreases, and instability in the power supply may
appear as excess delay dispersion.
This delay is measured to the 50% point for the supply in use;
therefore, the fastest times are observed with the VCC supply at
2.5 V, and larger values are observed when driving loads that
switch at other levels.
When duty cycle accuracy is critical, the logic being driven
should switch at 50% of VCC and load capacitance should be
minimized. When in doubt, it is best to power VCCO or the
entire device from the logic supply and rely on the input PSRR
and CMRR to reject noise.
Overdrive and input slew rate dispersions are not significantly
affected by output loading and VCC variations.
The TTL-/CMOS-compatible output stage is shown in the
simplified schematic diagram (Figure 17). Because of its
inherent symmetry and generally good behavior, this output
stage is readily adaptable for driving various filters and other
unusual loads.
OUTPUT
Q2
Q1
+IN
–IN
OUTPUT STAGE
VLOGIC
GAIN STAGE
A2
A1
AV
05914-
014
Figure 17. Simplified Schematic Diagram of
TTL-/CMOS-Compatible Output Stage
USING/DISABLING THE LATCH FEATURE
The latch input is designed for maximum versatility. It can
safely be left floating for fixed hysteresis or be tied to VCC to
remove the hysteresis, or it can be driven low by any standard
TTL/CMOS device as a high speed latch.
In addition, the pin can be operated as a hysteresis control pin
with a bias voltage of 1.25 V nominal and an input resistance of
approximately 7000 . This allows the comparator hysteresis to
be easily and accurately controlled by either a resistor or an
inexpensive CMOS DAC.
Hysteresis control and latch mode can be used together if an
open drain, an open collector, or a three-state driver is connected
parallel to the hysteresis control resistor or current source.
Due to the programmable hysteresis feature, the logic threshold
of the latch pin is approximately 1.1 V regardless of VCC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33099CEG | IC VREG ALTERNATOR ADAPT 16-SOIC |
| V300B24E150BG | CONVERTER MOD DC/DC 24V 150W |
| GMM10DRMH | CONN EDGECARD 20POS .156 WW |
| EVAL-ADCMP600BRJZ | BOARD EVAL FOR ADCMP600 SOT23-5 |
| EVAL-AD5263EBZ | BOARD EVAL AD5263 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP603BCPZ | 功能描述:BOARD EVAL FOR ADCMP603 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP604BKSZ | 功能描述:BOARD EVAL FOR ADCMP604 SC70-6 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP605BCPZ | 功能描述:BOARD EVAL FOR ADCMP605 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP605BCPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators |
| EVAL-ADCMP606BKSZ | 功能描述:BOARD EVAL FOR ADCMP606 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。