- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16586 > EVAL-ADCMP603BCPZ (Analog Devices Inc)BOARD EVAL FOR ADCMP603 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADCMP603BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADCMP603 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
ADCMP603
Rev. 0 | Page 5 of 16
TIMING INFORMATION
Figure 2 illustrates the ADCMP603 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.
1.1V
50%
VN ± VOS
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
tH
tPDL
tPLOH
tF
VIN
VOD
tS
tPL
05
91
5
-02
3
50%
Q OUTPUT
tPDH
tPLOL
tR
Figure 2. System Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
t
Input to output high delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
PDH
t
Input to output low delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
PDL
t
Latch enable to output high delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
PLOH
t
Latch enable to output low delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
PLOL
t
Minimum hold time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
H
t
Minimum latch enable pulse width
Minimum time that the latch enable signal must be high to acquire an input signal change.
PL
t
Minimum setup time
Minimum time before the negative transition of the latch enable signal occurs that an
input signal change must be present to be acquired and held at the outputs.
S
t
Output rise time
Amount of time required to transition from a low to a high output as measured at the 20%
and 80% points.
R
t
Output fall time
Amount of time required to transition from a high to a low output as measured at the 20%
and 80% points.
F
V
Voltage overdrive
Difference between the input voltages V
OD
A
and V .
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSM10DRMN | CONN EDGECARD 20POS .156 WW |
| V300B3V3E100BF | CONVERTER MOD DC/DC 3.3V 100W |
| H3DDH-6406M | IDC CABLE - HKR64H/AE64M/HKR64H |
| EEM44DRUI | CONN EDGECARD 88POS DIP .156 SLD |
| V300B3V3E100B3 | CONVERTER MOD DC/DC 3.3V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP604BKSZ | 功能描述:BOARD EVAL FOR ADCMP604 SC70-6 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP605BCPZ | 功能描述:BOARD EVAL FOR ADCMP605 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP605BCPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparators |
| EVAL-ADCMP606BKSZ | 功能描述:BOARD EVAL FOR ADCMP606 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP607BCPZ | 功能描述:BOARD EVAL FOR ADCMP607 12LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。