2C COMPATIBLE INTERFACE TIMING t
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EVAL-ADUC831QSZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 69/76闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� KIT DEV FOR ADUC831 QUICK START
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Process Control
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� QuickStart™ 濂椾欢
椤炲瀷锛� MCU
閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝侊細 ADuC831
鎵€鍚墿鍝侊細 瑭曚及鏉�銆侀浕婧�銆佺簻绶�銆佽粺浠跺拰瑾槑鏂囨獢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 739 (CN2011-ZH PDF)
鐩搁棞(gu膩n)鐢�(ch菐n)鍝侊細 ADUC831BCPZ-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP
ADUC831BCPZ-REEL-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP
ADUC831BSZ-REEL-ND - IC MCU 62K FLASH ADC/DAC 52MQFP
ADUC831BSZ-ND - IC ADC/DAC 12BIT W/MCU 52-MQFP
鍏跺畠鍚嶇ū锛� EVAL-ADUC831QS
EVAL-ADUC831QS-ND
REV. 0
ADuC831
鈥�71鈥�
Parameter
Min
Max
Unit
Figure
I
2C COMPATIBLE INTERFACE TIMING
tL
SCLOCK Low Pulsewidth
4.7
s74
tH
SCLOCK High Pulsewidth
4.0
s74
tSHD
Start Condition Hold Time
0.6
s74
tDSU
Data Setup Time
100
s74
tDHD
Data Hold Time
0.9
s74
tRSU
Setup Time for Repeated Start
0.6
s74
tPSU
Stop Condition Setup Time
0.6
s74
tBUF
Bus Free Time Between a STOP
1.3
s74
Condition and a START Condition
tR
Rise Time of Both SCLOCK and SDATA
300
ns
74
tF
Fall Time of Both SCLOCK and SDATA
300
ns
74
tSUP*
Pulsewidth of Spike Suppressed
50
ns
74
*Input filtering on both the SCLOCK and SDATA inputs suppresses noise spikes less than 50 ns.
MSB
tBUF
SDATA (I/O)
SCLK (I)
STOP
CONDITION
START
CONDITION
REPEATED
START
LSB
ACK
MSB
12-7
8
9
1
S(R)
PS
tPSU
tDSU
tSHD
tDHD
tSUP
tDSU
tDHD
tH
tSUP
tL
tRSU
tR
tF
Figure 74. I 2C Compatible Interface Timing
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
HMM08DRKI CONN EDGECARD 16POS DIP .156 SLD
0210490856 CABLE JUMPER 1.25MM .051M 17POS
EVAL-ADUC7028QSZ KIT DEV ADUC7028 QUICK START
GMM12DREN CONN EDGECARD 24POS .156 EYELET
GSM12DREH CONN EDGECARD 24POS .156 EYELET
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-ADUC832QS 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:QUICK START DEVELOPMENT SYSTEM - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DEVELOPMENT KIT SYSTEM
EVAL-ADUC832QSZ 鍔熻兘鎻忚堪:KIT DEV FOR ADUC832 QUICK START RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閫氱敤宓屽叆寮忛枊鐧�(f膩)鏉垮拰濂椾欢锛圡CU銆丏SP銆丗PGA銆丆PLD绛夛級 绯诲垪:QuickStart™ 濂椾欢 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PICDEM™ 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:PIC10F206锛孭IC16F690锛孭IC16F819 鎵€鍚墿鍝�:鏉匡紝绶氱簻锛屽厓浠�锛孋D锛孭ICkit 绶ㄧ▼鍣� 鐢�(ch菐n)鍝佺洰閷勯爜闈�:659 (CN2011-ZH PDF)
EVAL-ADUC834QS 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:8052 ADUC834 QUICKSTART DEV KIT
EVAL-ADUC834QSZ 鍔熻兘鎻忚堪:KIT DEV QUICK START ADUC834 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閫氱敤宓屽叆寮忛枊鐧�(f膩)鏉垮拰濂椾欢锛圡CU銆丏SP銆丗PGA銆丆PLD绛夛級 绯诲垪:QuickStart™ 濂椾欢 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:PICDEM™ 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:PIC10F206锛孭IC16F690锛孭IC16F819 鎵€鍚墿鍝�:鏉匡紝绶氱簻锛屽厓浠讹紝CD锛孭ICkit 绶ㄧ▼鍣� 鐢�(ch菐n)鍝佺洰閷勯爜闈�:659 (CN2011-ZH PDF)
EVAL-ADUC836QS 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:KIT- ADUC836 DEV SYSTEM