FAN5019
PRODUCT SPECIFICATION
24
REV. 1.0.7 1/5/04
(
)
VID
V
×
O
X
RT
VID
V
RT
L
DS
D
O
E
R
C
n
V
D
n
L
×
V
R
R
A
R
n
R
×
×
×
×
×
+
×
+
×
+
×
=
1
2
(25)
(
)
X
O
O
X
O
X
A
R
R
R
R
L
R
R
C
T
'
'
×
+
×
=
(26)
(
3
)
s
m
m
m
m
pH
m
m
mF
T
A
μ
79
.
0
6
3
×
3
375
6
56
.
=
+
×
=
T
(
)
X
O
X
B
C
R
R
R
×
+
=
'
(27)
(
)
=
×
×
×
×
×
mF
×
+
×
5
+
×
+
×
=
m
V
m
V
nH
56
V
V
m
m
m
R
E
3
55
5
3
.
3
974
.
375
.
1
650
2
974
.
6
95
.
5
3
3
This limit can be adjusted by changing the ramp voltage V
R
.
But make sure not to set the per-phase limit lower than the
average per-phase current (I
LIM/n
).
There is also a per phase initial duty cycle limit determined
by:
For this example, the maximum duty cycle is found to be
0.2696.
Feedback Loop Compensation Design
Optimized compensation of the FAN5019 allows the best
possible response of the regulator’s output to a load change.
The basis for determining the optimum compensation is to
make the regulator and output decoupling appear as an
output impedance that is entirely resistive over the widest
possible frequency range, including DC, and equal to the
droop resistance (R
O
). With the resistive output impedance,
the output voltage will droop in proportion with the load
current at any load current slew rate; this ensures the optimal
positioning and allows the minimization of the output
decoupling.
With the multimode feedback structure of the FAN5019, one
needs to set the feedback compensation to make the con-
verter’s output impedance work in conjunction with the out-
put decoupling to meet this goal. There are several poles and
zeros created by the output inductor and decoupling capaci-
tors (output filter) that need to be compensated for.
A type-III compensator on the voltage feedback is adequate
for proper compensation of the output filter. The expressions
given in Equations 25–29 are intended to yield an optimal
starting point for the design; some adjustments may be nec-
essary to account for PCB and component parasitic effects
(see the Tuning Procedure for the FAN5019 section).
The first step is to compute the time constants for all of the
poles and zeros in the system:
where, for the FAN5019, R’ is the PCB resistance from the
bulk capacitors to the ceramics and where R
DS
is approxi-
mately the total low-side MOSFET ON resistance per phase
at 25oC. For this example, A
D
is 5, V
RT
equals 0.974V, R’ is
approximately 0.6m
(assuming a 4-layer motherboard) and
L
X
is 375pH for the eight Al-Poly capacitors.
The compensation values can then be solved for using the
following:
RT
BIAS
MAX
V
COMP
V
MAX
V
D
D
×
=
)
(
(24)
(
0
)
s
mF
m
m
m
T
B
μ
97
.
56
.
×
3
6
+
=
=
E
VID
SW
DS
D
RT
C
R
V
f
R
A
2
L
V
T
×
×
×
×
=
(28)
s
m
V
kHz
m
nH
V
T
C
μ
86
.
3
55
5
228
2
95
.
×
5
650
974
.
=
×
×
×
=
(
)
O
Z
O
X
O
Z
'
X
D
R
C
R
R
C
R
C
C
T
×
+
×
×
×
=
2
(29)
(
3
+
)
F
(
3
)
ns
m
m
m
mF
m
F
mF
T
D
500
3
×
220
6
56
.
220
56
.
×
2
=
μ
×
×
=
μ
B
E
A
O
×
A
R
R
T
R
n
C
×
×
=
(30)
pF
k
m
s
m
C
A
253
33
.
×
3
55
79
.
3
×
3
=
×
=
μ
=
=
=
k
pF
s
C
T
R
A
C
A
1
27
253
86
.
μ
(31)
nF
k
s
R
T
C
B
B
B
48
.
33
.
97
.
=
=
=
μ
(32)
pF
k
ns
R
T
C
A
D
FB
5
18
1
27
500
=
=
=
(33)