參數(shù)資料
型號(hào): FM3550
廠商: Fairchild Semiconductor Corporation
英文描述: 4-Bit Multiplexed,1-Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches(4位多路傳輸?shù)膸?biāo)準(zhǔn)兩線控制的總線接口和非易失性鎖存器的1位鎖存器接口)
中文描述: 4位復(fù)用,1 -鎖存標(biāo)準(zhǔn)2線總線接口和非揮發(fā)性閥門(4位多路傳輸?shù)膸?biāo)準(zhǔn)兩線控制的總線接口和非易失性鎖存器的1位鎖存端口位器接口)
文件頁(yè)數(shù): 3/12頁(yè)
文件大?。?/td> 168K
代理商: FM3550
3
www.fairchildsemi.com
F
4
FM3540/50/60 Rev. A.1
Functional Description
The FM3550/60 is block diagram is show in Figure 1. The device
has two primary functional modes of operation and an additional
mode for programming the device.
Operational Modes
During standard operation the device will either pass an address
to the Y-Port from the I-Port or from an internally programmed
value. At power up the device will default to passing the I-Port
value to the Y-Port.
The I-port values are generated from the motherboard of the
system and may be hardwired or driven by another device. Pull-
up resistors are provided on the device to accommodate this
device being driven by open drain output drivers. The device
expects standard CMOS input signals. The level of the output
signal is determined by the Level input. If this input is connected
to Vss/Ground, the output is at 2.5V on the multiplexed outputs
(Y0-Y4). The non-multiplexed output is always at CMOS levels.
The Level input, if left unconnected (it has an internal pullup), will
cause the Y0-Y4 outputs to operate as open-drain outputs. The
override# input, when set to 0, will cause all the outputs to be set
to 0. The WP signal, if set to logic 1, will prevent data from being
written to the non-volatile register.
The mux_sel input, when set to logic 0, will select the data from the
non-volatile register to drive on the Y0-4 outputs. If set to logic 1,
the data from the inputs are selected instead. The non_mux_out
latch is transparent when the mux_sel signal is at logic 0, and will
latch data when the mux_select is in a logic 1 state.
Output Port: Y0-Y4
The output port is an open drain output to allow for easy connec-
tion to devices running at different voltage levels. The port is
always active and either passes the value on the I-Port or the value
in the Serial output port Register (SOPR). Changing the Mux Path
is accomplished by writing to b7, b6 of the Serial Input Port
Register. SOPR-b7, b6 defaults to a value of "10" at power up and
the default path is from the I-Port through to the output port. The
multiplexer only updates when an IIC stop condition is observed.
Register Description
The FM3550/60 has 3 registers in total. These registers are made
up of a combination of read only, write only and read write bits. The
two registers are listed below.
Serial Output Port Register A(SOPRA) Address: 00H- A read/
write register that contains the new value to be written to output
Port-Y and the multiplexer select bit.
Serial Output Port Register B(SOPRB) Address: 01H- A read/
write register that contains the new value to be written to output
Port-Y and the multiplexer select bit.
Parallel Input Port Register (PIPR) Address: 02H- A read only
register that is loaded with the 5 bit value of the I-Port.
Serial Output Port Register (SOPR)
(Address 000b and 001b)
MXSB MXSA
Data Field
0
0
I5
NMO
I3
I2
I1
I0
b7
b6
b5
b4
b3
b2
B1
b0
b7-b6 - Multiplexer Select Bits (MXSB,MXSA)
00 - Multiplexer passes the SOPR(A).
01 - Multiplexer passer the SOPR(B).
10 - Multiplexer defaults to passing the I-Port Value.
b5, b3-b0 - Data Field. New value to be output through the
multiplexer.
nmo - Non multiplexed output from internal non-volatile bit
Parallel Input Port Register (PIPR)
(Address 002b)
Address Field
Data Field
0
0
0
I4
I3
I2
I1
I0
b7
b6
b5
b4
b3
b2
B1
b0
b7-b5 - Address field. Value is always 000
b4-b0 - Data Field. Value is equal to the value on the I-Port.
The external Port Register captures the value on the I-Port. Data
is latched into this register on the first clock after a start condition
is seen. This insures that a valid value will always be in this register
if it is read. This register is a read only register with respect to the
IIC port.
Over-
mux_
ride#
sel
MXSB MXSA
Non_
mux_outputs
mux_output
0
0
X
X
all 0's
all 0's
0
1
X
X
Mux_inputs
(see note 1)
latched NMO
1
0
1
0
Mux_inputs
(see note 1)
latched NMO
1
0
0
0
From Non-
volatile reg-
ister (SOPRA) ister (SOPRA)
From non-
volatile reg-
1
0
1
1
Do not use this combination
1
0
0
1
From Non-
volatile reg-
ister (SOPRB) ister (SOPRB)
From non-
volatile reg-
1
1
Note 2 Note 1
Mux_inputs
From Non-
volatile reg-
ister (SOPRA
or SOPRB)
Note 1:
Latched NMO state will be the value present on the NMO output at the time
of the mux_sel input transitioning from logic 0 to logic 1 state.
Note 2:
Output depends on previously selected state of MXSB and MXSA bits
written to device.
相關(guān)PDF資料
PDF描述
FM3565M20 CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID
FM3565M20X CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID
FM3565MT CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID
FM3565MT20 CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID
FM3565MT20X CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FM356 制造商:Black Box Corporation 功能描述:SNAP FITTING, LC CONNECTRGRAY
FM3560AA WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
FM3560AA-3116B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
FM3560M20 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 4/5-Bit Multiplexed 1Bit Latched Port RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
FM3560M20X 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 4/5-Bit Multiplexed 1Bit Latched Port RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray