參數(shù)資料
型號(hào)： FM93C66AV
廠(chǎng)商： Fairchild Semiconductor Corporation
英文描述： 4K-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus)
中文描述： 4K的位串行CMOS EEPROM的（MICROWIRE的⑩同步總線(xiàn)）
文件頁(yè)數(shù)： 6/13頁(yè)
文件大?。?/td> 117K
代理商： FM93C66AV
6
www.fairchildsemi.com
FM93C66A Rev. B.1
F
(
T
Functional Description
A typical Microwire cycle starts by first selecting the device
(bringing the CS signal high). Once the device is selected, a valid
Start bit (
“
1
”
) should be issued to properly recognize the cycle.
Following this, the 2-bit opcode of appropriate instruction should
be issued. After the opcode bits, the 8-bit (or 9-bit) address
information should be issued. For certain instructions, some of the
bits of this field are don
’
t care values (can be
“
0
”
or
“
1
”
), but they
should still be issued. Following the address information, depend-
ing on the instruction (WRITE and WRALL), 16-Bit data (or 8-Bit)
is issued. Otherwise, depending on the instruction (READ), the
device starts to drive the output data on the DO line. Other
instructions perform certain control functions and do not deal with
data bits. The Microwire cycle ends when the CS signal is brought
low. However during certain instructions, falling edge of the CS
signal initiates an internal cycle (Programming), and the device
remains busy till the completion of the internal cycle. Each of the
7 instructions is explained in detail in the following sections.
1) Read (READ)
READ instruction allows data to be read from a selected location
in the memory array. Input information (Start bit, Opcode and
Address) for this instruction should be issued as listed under Table
1 or Table 2. Upon receiving a valid input information, decoding of
the opcode and the address is made, followed by data transfer
from the selected memory location into a 16-bit serial-out shift
register. This 16-bit data (or 8-bit data) is then shifted out on the
DO pin. MSB of the data (D15 or D8) is shifted out first and LSB
(DO) is shifted out last. A dummy-bit (logical 0) precedes this data
output string. Output data changes are initiated on the rising edge
of the SK clock. After reading the 16-bit (or 8-bit) data, the CS
signal can be brought low to end the Read cycle. Refer Read cycle
diagram.
2) Write Enable (WEN)
When V
is applied to the part, it
“
powers up
”
in the Write Disable
(WDS) state. Therefore, all programming operations must be
preceded by a Write Enable (WEN) instruction. Once a Write
Enable instruction is executed, programming remains enabled
until a Write Disable (WDS) instruction is executed or V
CC
is
completely removed from the part. Input information (Start bit,
Opcode and Address) for this WEN instruction should be issued
as listed under Table 1 or Table 2. The device becomes write-
enabled at the end of this cycle when the CS signal is brought low.
Execution of a READ instruction is independent of WEN instruc-
tion. Refer Write Enable cycle diagram.
3) Write (WRITE)
WRITE instruction allows write operation to a specified location in
the memory with a specified data. This instruction is valid only when
device is write-enabled (Refer WEN instruction).
Input information (Start bit, Opcode, Address and Data) for this
WRITE instruction should be issued as listed under Table 1 or
Table 2. After inputting the last bit of data (D0 bit), CS signal must
be brought low before the next rising edge of the SK clock. This
falling edge of the CS initiates the self-timed programming cycle.
It takes t
time (refer appropriate DC and AC Electrical Charac-
teristics table) for the internal programming cycle to finish. During
this time, the device remains busy and is not ready for another
instruction.
The status of the internal programming cycle can be polled at any
time by bringing the CS signal high again, after t
interval. When
CS signal is high, the DO pin indicates the READY/BUSY status
of the chip. DO = logical 0 indicates that the programming is still
in progress. DO = logical 1 indicates that the programming is
finished and the device is ready for another instruction. It is not
required to provide the SK clock during this status polling. While
the device is busy, it is recommended that no new instruction be
issued. Refer Write cycle diagram.
It is also recommended to follow this instruction (after the device
becomes READY) with a Write Disable (WDS) instruction to
safeguard data against corruption due to spurious noise, inadvert-
ent writes etc.
4) Write All (WRALL)
Write all (WRALL) instruction is similar to the Write instruction
except that WRALL instruction will simultaneously program all
memory locations with the data pattern specified in the instruction.
This instruction is valid only when device is write-enabled (Refer
WEN instruction).
Input information (Start bit, Opcode, Address and Data) for this
WRALL instruction should be issued as listed under Table 1 or
Table 2. After inputting the last bit of data (D0 bit), CS signal must
be brought low before the next rising edge of the SK clock. This
falling edge of the CS initiates the self-timed programming cycle.
It takes t
WP
time (Refer appropriate DC and AC Electrical Charac-
teristics table) for the internal programming cycle to finish. During
this time, the device remains busy and is not ready for another
instruction. Status of the internal programming can be polled as
described under WRITE instruction description. While the device
is busy, it is recommended that no new instruction be issued.
Refer Write All cycle diagram.
Table 2. Instruction set (8-bit organization)
Instruction
Start Bit
Opcode Field
Address Field
Data Field
READ
1
10
A8
A7
A6
A5
A4
A3
A2
A1
A0
WEN
1
00
1
1
X
X
X
X
X
X
X
WRITE
1
01
A8
A7
A6
A5
A4
A3
A2
A1
A0
D7-D0
WRALL
1
00
0
1
X
X
X
X
X
X
X
D7-D0
WDS
1
00
0
0
X
X
X
X
X
X
X
ERASE
1
11
A8
A7
A6
A5
A4
A3
A2
A1
A0
ERAL
1
00
1
0
X
X
X
X
X
X
X
相關(guān)PDF資料
PDF描述
FM93C66 4096-Bit Serial CMOS EEPROM(4096位的串行CMOS EEPROM)
FM93C66EM8 Microwire Serial EEPROM
FM93C66EMT8 Microwire Serial EEPROM
FM93C66EN Microwire Serial EEPROM
FM93C66LEM8 5V/4.5A(I/O), 3-CH Multi-Converter w/ 3 Op-Amps, HVS, GPM, & Integrated Iso.SW for LCD Bias, 40 QFN 40-QFN -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FM93C66AVM8 功能描述:電可擦除可編程只讀存儲(chǔ)器 SOIC-8 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
FM93C66AVM8X 功能描述:電可擦除可編程只讀存儲(chǔ)器 SOIC-8 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
FM93C66AVMT8 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microwire Serial EEPROM
FM93C66AVN 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microwire Serial EEPROM
FM93C66E 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:4096-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*