- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375856 > FM93CS46V (Fairchild Semiconductor Corporation) (MICROWIRE⑩ Bus Interface) 1024-Bit Serial EEPROM with Data Protect and Sequential Read PDF資料下載
參數(shù)資料
| 型號(hào)： | FM93CS46V |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | DRAM |
| 英文描述： | (MICROWIRE⑩ Bus Interface) 1024-Bit Serial EEPROM with Data Protect and Sequential Read |
| 中文描述： | （MICROWIRE的⑩總線接口），1024位串行EEPROM的數(shù)據(jù)保護(hù)和連續(xù)讀 |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大小： | 172K |
| 代理商： | FM93CS46V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
5
www.fairchildsemi.com
FM93CS46 Rev. C.1
F
w
Pin Description
Chip Select (CS)
This is an active high input pin to FM93CS46 EEPROM (the device)
and is generated by a master that is controlling the device. A high
level on this pin selects the device and a low level deselects the
device. All serial communications with the device is enabled only
when this pin is held high. However this pin cannot be permanently
tied high, as a rising edge on this signal is required to reset the
internal state-machine to accept a new cycle and a falling edge to
initiate an internal programming after a write cycle. All activity on the
SK, DI and DO pins are ignored while CS is held low.
Serial Clock (SK)
This is an input pin to the device and is generated by the master that
is controlling the device. This is a clock signal that synchronizes the
communication between a master and the device. All input informa-
tion (DI) to the device is latched on the rising edge of this clock input,
while output data (DO) from the device is driven from the rising edge
of this clock input. This pin is gated by CS signal.
Serial Input (DI)
This is an input pin to the device and is generated by the master
that is controlling the device. The master transfers Input informa-
tion (Start bit, Opcode bits, Array addresses and Data) serially via
this pin into the device. This Input information is latched on the
rising edge of the SCK. This pin is gated by CS signal.
Serial Output (DO)
This is an output pin from the device and is used to transfer Output
data via this pin to the controlling master. Output data is serially
shifted out on this pin from the rising edge of the SCK. This pin is
active only when the device is selected.
Protect Register Enable (PRE)
This is an active high input pin to the device and is used to
distinguish operations to memory array and operations to Protect
Register. When this pin is held low, operations to the memory
array are enabled. When this pin is held high, operations to the
Protect Register are enabled. This pin operates in conjunction
with PE pin. Refer Table1 for functional matrix of this pin for
various operations.
Program Enable (PE)
This is an active high input pin to the device and is used to enable
operations, that are write in nature, to the memory array and to the
Protect register. When this pin is held high, operations that are
“
write
”
in nature are enabled. When this pin is held low, operations
that are
“
write
”
in nature are disabled. This pin operates in
conjunction with PRE pin. Refer Table1 for functional matrix of this
pin for various operations.
Microwire Interface
A typical communication on the Microwire bus is made through the
CS, SK, DI and DO signals. To facilitate various operations on the
Memory array and on the Protect Register, a set of 10 instructions
are implemented on FM93CS46. The format of each instruction is
listed in Table 1.
Instruction
Each of the above 10 instructions is explained under individual
instruction descriptions.
Start Bit
This is a 1-bit field and is the first bit that is clocked into the device
when a Microwire cycle starts. This bit has to be
“
1
”
for a valid cycle
to begin. Any number of preceding
“
0
”
can be clocked into the
device before clocking a
“
1
”
.
Opcode
This is a 2-bit field and should immediately follow the start bit.
These two bits (along with PRE, PE signals and 2 MSB of address
field) select a particular instruction to be executed.
Address Field
This is a 6-bit field and should immediately follow the Opcode bits.
In FM93CS46, all 6 bits are used for address decoding during
READ, WRITE and PRWRITE instructions. During all other in-
structions (with the exception of PRREAD), the MSB 2 bits are
used to decode instruction (along with Opcode bits, PRE and PE
signals).
Data Field
This is a 16-bit field and should immediately follow the Address
bits. Only the WRITE and WRALL instructions require this field.
D15 (MSB) is clocked first and D0 (LSB) is clocked last (both
during writes as well as reads).
TABLE 1. Instruction set
Instruction
Start Bit
Opcode Field
Address Field
Data Field
PRE Pin
PE Pin
READ
1
10
A5
A4
A3
A2
A1
A0
0
X
WEN
1
00
1
1
X
X
X
X
0
1
WRITE
1
01
A5
A4
A3
A2
A1
A0
D15-D0
0
1
WRALL
1
00
0
1
X
X
X
X
D15-D0
0
1
WDS
1
00
0
0
X
X
X
X
0
X
PRREAD
1
10
X
X
X
X
X
X
1
X
PREN
1
00
1
1
X
X
X
X
1
1
PRCLEAR
1
11
1
1
1
1
1
1
1
1
PRWRITE
1
01
A5
A4
A3
A2
A1
A0
1
1
PRDS
1
00
0
0
0
0
0
0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FM93CS56 | 2048-Bit Serial CMOS EEPROM With Data Protect and Sequential Read(帶連續(xù)讀操作和數(shù)據(jù)保護(hù)的2048位串行CMOS EEPROM) |
| FM93C56LZEM8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LZEM8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93C56LVM8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LVM8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FM93CS46VM8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| FM93CS46VMT8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| FM93CS46VN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| FM93CS56 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56ALM8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。