- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375865 > FN4496 (Intersil Corporation) Advanced PWM and Dual Linear Power Control PDF資料下載
參數(shù)資料
| 型號(hào)： | FN4496 |
| 廠商： | Intersil Corporation |
| 元件分類(lèi)： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | Advanced PWM and Dual Linear Power Control |
| 中文描述： | 先進(jìn)的雙PWM和線性功率控制 |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 323K |
| 代理商： | FN4496 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
216
drives an external MOSFET (Q3) to supply the GTL bus
power (V
OUT3
).
Initialization
The HIP6017 automatically initializes upon receipt of input
power. By the time the soft-start (SS) voltage reaches 4V,
the 3.3V input has to be high enough such that the two linear
outputs (V
OUT2
, V
OUT3
) have exceeded their under-voltage
threshold. A typical ATX supply meets this requirement. The
Power-On Reset (POR) function continually monitors the
input supply voltages. The POR monitors the bias voltage
(+12V
IN
) at the VCC pin and the 5V input voltage (+5V
IN
) at
the OCSET1 pin. The normal level on OCSET1 is equal to
+5V
IN
less a fixed voltage drop (see over-current
protection). The POR function initiates soft-start operation
after both input supply voltages exceed their POR
thresholds.
Soft-Start
The POR function initiates the soft-start sequence. Initially,
the voltage on the SS pin rapidly increases to approximately
1V (this minimizes the soft-start interval). Then an internal
11
μ
A current source charges an external capacitor (C
SS
) on
the SS pin to 4V. The PWM error amplifier reference input
(+terminal) and output (COMP1 pin) are clamped to a level
proportional to the SS pin voltage. As the SS pin voltage
ramps from 1V to 4V, the output clamp allows generation of
PHASE pulses of increasing width that charge the output
capacitor(s). After this initial stage, the reference input clamp
slows the output voltage rate-of-rise and provides a smooth
transition to the final set voltage. Additionally, both linear
regulator’s reference inputs are clamped to a voltage
proportional to the SS pin voltage. This method provides a
rapid and controlled output voltage rise.
Figure 6 shows the soft-start sequence for the typical
application. At T0 the SS voltage rapidly increases to
approximately 1V. At T1, the SS pin and error amplifier
output voltage reach the valley of the oscillator’s triangle
wave. The oscillator’s triangular waveform is compared to
the clamped error amplifier output voltage. As the SS pin
voltage increases, the pulse-width on the PHASE pin
increases. The interval of increasing pulse-width continues
until each output reaches sufficient voltage to transfer
control to the input reference clamp. If we consider the 2.0V
output (V
OUT1
) in Figure 6, this time occurs at T2. During
the interval between T2 and T3, the error amplifier reference
ramps to the final value and the converter regulates the
output to a voltage proportional to the SS pin voltage. At T3
the input clamp voltage exceeds the reference voltage and
the output voltage is in regulation.
The remaining outputs are also programmed to follow the
SS pin voltage. Each linear output (V
OUT2
and V
OUT3
)
initially follows a ramp similar to that of the PWM output.
When each output reaches sufficient voltage the input
reference clamp slows the rate of output voltage rise. The
PGOOD signal toggles ‘high’ when all output voltage levels
have exceeded their under-voltage levels. See the Soft-Start
Interval section under Applications Guidelines for a
procedure to determine the soft-start interval.
Fault Protection
All three outputs are monitored and protected against
extreme overload. A sustained overload on any linear
regulator output or an over-voltage on the PWM output
disables all converters and drives the FAULT/RT pin to VCC.
Figure 7 shows a simplified schematic of the fault logic. An
over-voltage detected on VSEN1 immediately sets the fault
latch. A sequence of three over-current fault signals also
FIGURE 6. SOFT-START INTERVAL
0V
0V
0V
TIME
PGOOD
(2V/DIV)
SOFT-START
(1V/DIV)
OUTPUT
VOLTAGES
(0.5V/DIV)
V
OUT1
(DAC = 2V)
V
OUT2
( = 2.5V)
V
OUT3
( = 1.5V)
T1
T2
T3
T0
T4
FAULT
LATCH
S
R
Q
POR
COUNTER
OC1
OV
LUV
+
-
+
-
0.15V
4V
SS
VCC
FAULT
R
FIGURE 7. FAULT LOGIC - SIMPLIFIED SCHEMATIC
UP
OVER
CURRENT
LATCH
INHIBIT
S
R
Q
S
HIP6017
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FN4819 | Synchronous-Rectified Buck MOSFET Drivers |
| FN4819.1 | Synchronous-Rectified Buck MOSFET Drivers |
| FN4871 | Multiple Linear Power Controller with ACPI Control Interface |
| FN561 | OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT |
| FN6094 | Ultra Low ON-Resistance, Low Voltage, Single Supply, Quad SPDT (Dual DPDT) Analog Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FN4569 | 制造商:SILX 功能描述: |
| FN4588-3-07 | 制造商:Schaffner 功能描述: 制造商:SCHAFFNER EMC 功能描述: |
| FN4600001 | 功能描述:OSC 46.08MHZ 3.3V SMD RoHS:是 類(lèi)別:晶體和振蕩器 >> 振蕩器 系列:SaRonix-eCera™ FN 標(biāo)準(zhǔn)包裝:1 系列:VG-4512CA 類(lèi)型:VCXO 頻率:153.6MHz 功能:三態(tài)（輸出啟用） 輸出:LVPECL 電源電壓:3.3V 頻率穩(wěn)定性:- 工作溫度:-40°C ~ 85°C 電流 - 電源（最大）:60mA 額定值:- 安裝類(lèi)型:表面貼裝 尺寸/尺寸:0.276" L x 0.197" W（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無(wú)引線（DFN，LCC） 包裝:Digi-Reel® 電流 - 電源（禁用）（最大）:- 其它名稱(chēng):SER3790DKR |
| FN4605 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| FN4800066 | 功能描述:OSC 48MHZ 2.5V SMD RoHS:是 類(lèi)別:晶體和振蕩器 >> 振蕩器 系列:SaRonix-eCera™ FN 標(biāo)準(zhǔn)包裝:1 系列:VG-4512CA 類(lèi)型:VCXO 頻率:153.6MHz 功能:三態(tài)（輸出啟用） 輸出:LVPECL 電源電壓:3.3V 頻率穩(wěn)定性:- 工作溫度:-40°C ~ 85°C 電流 - 電源（最大）:60mA 額定值:- 安裝類(lèi)型:表面貼裝 尺寸/尺寸:0.276" L x 0.197" W（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無(wú)引線（DFN，LCC） 包裝:Digi-Reel® 電流 - 電源（禁用）（最大）:- 其它名稱(chēng):SER3790DKR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。