• <nobr id="vrbnj"><div id="vrbnj"><rt id="vrbnj"></rt></div></nobr>
    <nobr id="vrbnj"></nobr>
    <center id="vrbnj"></center>
  • 參數(shù)資料
    型號: FS2320-9ERD6
    元件分類: 電源模塊
    英文描述: 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    封裝: HEAT SINK, METAL, CASE S02, MODULE
    文件頁數(shù): 22/31頁
    文件大?。?/td> 633K
    代理商: FS2320-9ERD6
    Cassette Style
    100 Watt DC-DC Converters
    S Series
    Edition 1/01.2000
    29/31
    V ACFAIL Signal (VME)
    Available for units with Uo1 = 5.1V
    This option defines an undervoltage monitoring circuit for
    the input or input and main output voltage (
    Uo1 nom =5.1 V
    only) equivalent to option D and generates an ACFAIL sig-
    nal (V signal) which conforms to the VME standard.
    The low state level of the ACFAIL signal is specified at a
    sink current of
    IV ≤ 48 mA to UV ≤ 0.6 V (open-collector out-
    put of a NPN transistor). The pull-up resistor feeding the
    open-collector output should be placed on the VME back
    plane. After the ACFAIL signal has gone low, the VME
    standard requires a hold-up time
    th of at least 4 ms before
    the 5.1 V output drops to 4.875 V when the output is fully
    loaded. This hold-up time
    th is provided by the internal input
    capacitance. Consequently the working input voltage and
    the threshold level
    Uti should be adequately above the
    minimum input voltage
    Ui min of the converter so that
    enough energy is remaining in the input capacitance. If the
    input voltage is below the required level, an external hold-
    up capacitor (
    Ci ext) should be added.
    Formula for threshold level for desired value of
    th:
    2
    Po (th + 0.3 ms) 100
    Uti =
    ––––––––––––––––––––– +
    Ui min2
    Ci min h
    V output (V0, V2, V3):
    Connector pin V is internally connected to the open collec-
    tor of a NPN transistor. The emitter is connected to the
    negative potential of output 1.
    UV
    ≤ 0.6 V (logic low) corre-
    sponds to a monitored voltage level (
    Ui and/or Uo1) <Ut.
    The current
    I V through the open collector should not exceed
    50 mA. The NPN output is not protected against external
    overvoltages.
    UV should not exceed 60 V.
    Ui, Uo1 status
    V output,
    UV
    Ui or Uo1 < Ut
    low, L,
    UV ≤ 0.6 V at IV = 50 mA
    Ui and Uo1 > Ut + Uh
    high, H,
    IV ≤ 25 A at UV = 5.1 V
    Fig. 34
    Output configuration of options V0, V2 and V3
    Vo1+
    Vo1–
    V
    UV
    IV
    Rp
    Input
    11009
    Table 20: Undervoltage monitor functions
    V output
    Monitoring
    Minimum adjustment range
    Typical hysteresis
    Uh [% of Ut]
    (VME compatible)
    of threshold level
    for Ut min…Ut max
    Ui
    Uo1
    Uti
    Uto
    Uhi
    Uho
    V2
    yes
    no
    Ui min...Ui max 1
    3.4...0.4
    V3
    yes
    Ui min...Ui max 1
    0.95...0.985
    Uo1 2
    3.4...0.4
    "0"
    V0
    yes
    no
    Ui min...Ui max 3 4
    3.4...0.4
    yes
    Ui min...Ui max 3 4
    0.95...0.985
    Uo1 2
    3.4...0.4
    "0"
    1 Threshold level adjustable by potentiometer. 2 Fixed value between 95% and 98% of Uo1 (tracking). 3 Adjusted at Io nom.
    4 Fixed value, resistor-adjusted (
    ±2% at 25°C) acc. to customer's specifications; individual type number is determined by Power-One.
    voltage(s) exceed(s)
    Ut + Uh. The threshold level Uti is ei-
    ther adjustable by potentiometer, accessible through a hole
    in the front cover, or adjusted during manufacture to a de-
    termined customer specified value.
    Versions V0, V2 and V3 are available as shown below.
    Option V operates independently of the built-in input under-
    voltage lock-out circuit. A logic "low" signal is generated at
    pin 20 as soon as one of the monitored voltages drops be-
    low the preselected threshold level
    Ut. The return for this
    signal is Vo1–. The V output recovers when the monitored
    Table 19: Available internal input capacitance and factory potentiometer setting of Ut i with resulting hold-up time
    Types
    ASBS
    FS
    CSDS
    ES
    Unit
    Ci min
    0.83
    0.3
    1.2
    0.66
    0.26
    0.21
    mF
    Uti
    9.5
    19.5
    393961
    97
    V DC
    th
    0.1
    5.3
    1.9
    1.8
    4.3
    ms
    Formula for the external input capacitor:
    2
    Po (th + 0.3 ms) 100
    Ci ext = –––––––––––––––––––––– – Ci min
    h (Uti 2 – Ui min2)
    where as:
    Ci min = internal input capacitance [mF]
    Ci ext = external input capacitance [mF]
    Po
    = output power [W]
    h
    = efficiency [%]
    th
    = hold-up time [ms]
    Ui min = minimum input voltage [V] 1
    Uti
    = threshold level [V]
    1 Min. input voltage according to Electrical Input Data. For output
    voltages
    Uo > Uo nom, the minimum input voltage increases pro-
    portionally to
    Uo/Uo nom.
    Remarks:
    Option V2 and V3 can be adjustment by potentiometer to a
    threshold level between
    Ui min and Ui max. A decoupling di-
    ode should be connected in series with the input of AS...FS
    converters to avoid the input capacitance discharging
    through other loads connected to the same source voltage.
    相關(guān)PDF資料
    PDF描述
    FS2320-9ERD7 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    FS2320-9ERD8 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    FS2320-9RD0T 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    FS2540-7EPD0 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    FS2540-7EPD5TB2 2-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    FS-2334324M 制造商:LG Corporation 功能描述:ZENER DIODE RD36E TAPE (B3)
    FS23497-70-99-NCB 制造商:Schaffner 功能描述: 制造商:SCHAFFNER EMC 功能描述:
    FS236 制造商:Ssac 功能描述:
    FS23639-10-07 功能描述:YASKAWA FILTER 10A RoHS:是 類別:濾波器 >> 線路濾波器 系列:- RoHS指令信息:RoHS Material 標準包裝:1 系列:RSEN 濾波器類型:電源線 電壓 - 額定:250V 電流:150A 電感:- 安裝類型:底座安裝 端接類型:端接塊 其它名稱:RSEN2150
    FS23639-15-07 功能描述:YASKAWA FILTER 15A RoHS:是 類別:濾波器 >> 線路濾波器 系列:- RoHS指令信息:RoHS Material 標準包裝:1 系列:RSEN 濾波器類型:電源線 電壓 - 額定:250V 電流:150A 電感:- 安裝類型:底座安裝 端接類型:端接塊 其它名稱:RSEN2150