參數(shù)資料
型號： FSTUD16450MTDX
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 通用總線功能
英文描述： Bus Switch
中文描述： CBT/FST/QS/5C/B SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝： 6.10 MM, MO-153, TSSOP-56
文件頁數(shù)： 7/11頁
文件大?。?/td> 416K
代理商： FSTUD16450MTDX
7
www.fairchildsemi.com
F
AC Electrical Characteristics
Note 8:
This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
AC Electrical Characteristics: Translating Diode
Note 9:
This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On
Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance
(Note 10)
Note 10:
T
A
=
+
25
°
C, f
=
1 MHz, Capacitance is characterized but not tested.
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C,
C
L
=
50pF, RU
=
RD
=
500
V
CC
=
4.5 – 5.5V
Min
Max
0.25
Units
Conditions
Figure
V
CC
=
4.0V
Min
(S
2
=
0V)
Number
Max
0.25
t
PHL
, t
PLH
Propagation Delay Bus-to-Bus
(Note 8)
Output Enable Time
ns
V
I
=
OPEN
Figures
2, 3
Figures
2, 3
t
PZH
, t
PZL
1.5
6.5
7.0
ns
V
I
=
7V for t
PZL
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PLZ
V
I
=
OPEN for t
PHZ
V
I
=
7V for t
PZL
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PLZ
V
I
=
OPEN for t
PHZ
t
PHZ
, t
PLZ
Output Disable Time
1.5
6.7
7.2
ns
Figures
2, 3
t
PZH
, t
PZL
S
el
(S
0, 1
) to Output Enable Time
1.5
7.0
7.5
ns
Figures
2, 3
t
PHZ
, t
PLZ
S
el
(S
0, 1
) to Output Disable Time
1.5
7.5
7.7
ns
Figures
2, 3
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C,
C
L
=
50pF, RU
=
RD
=
500
V
CC
=
4.5 – 5.5V
Min
Units
Conditions
(S
2
=
V
CC
)
Figure
Number
Max
0.25
t
PHL
, t
PLH
Propagation Delay Bus-to-Bus (Note 9)
ns
V
I
=
OPEN
Figures
2, 3
Figures
2, 3
t
PZH
, t
PZL
Output Enable Time
1.5
10.0
ns
V
I
=
7V for t
PZL
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PLZ
V
I
=
OPEN for t
PHZ
V
I
=
7V for t
PZL
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PLZ
V
I
=
OPEN for t
PHZ
t
PHZ
, t
PLZ
Output Disable Time
1.5
9.0
ns
Figures
2, 3
t
PZH
, t
PZL
S
el
(S
0, 1
) to Output Enable Time
1.5
11.0
ns
Figures
2, 3
t
PHZ
, t
PLZ
S
el
(S
0, 1
) to Output Disable Time
1.5
10.0
ns
Figures
2, 3
Symbol
Parameter
Typ
Max
Units
Conditions
C
IN
Control Pin Input Capacitance
4
pF
V
CC
=
5.0V, V
IN
=
0V
C
I/O
Input/Output Capacitance
“
OFF State
”
8
pF
V
CC
, OE
=
5.0V, V
IN
=
0V
相關(guān)PDF資料
PDF描述
FSTUD16450 Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting
FSTUD16450GX Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting
FSTUD16450MTD Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting
FSTUD32211 40/48-Bit Bus Switch with -2V Undershoot Protection and Level Shifting (Preliminary)
FSTUD32211GX 40/48-Bit Bus Switch with -2V Undershoot Protection and Level Shifting (Preliminary)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FSTUD32211 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:40/48-Bit Bus Switch with -2V Undershoot Protection and Level Shifting (Preliminary)
FSTUD32211GX 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:40/48-Bit Bus Switch with -2V Undershoot Protection and Level Shifting (Preliminary)
FSTUD32450 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Configurable 4-Bit to 40-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting
FSTUD32450_06 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Configurable 4-Bit to 40-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting
FSTUD32450G 功能描述:數(shù)字總線開關(guān) IC Configurable Bus Switch RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*