- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1922 > FT232HL-REEL (FTDI, Future Technology Devices International Ltd)IC HS USB TO UART/FIFO 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | FT232HL-REEL |
| 廠商： | FTDI, Future Technology Devices International Ltd |
| 文件頁(yè)數(shù)： | 7/65頁(yè) |
| 文件大小： | 0K |
| 描述： | IC HS USB TO UART/FIFO 48LQFP |
| 應(yīng)用說(shuō)明： | FT1248 Application Note |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 通道數(shù)： | 1，UART |
| FIFO's： | 4kb |
| 規(guī)程： | RS232，RS422，RS485 |
| 電源電壓： | 1.62 V ~ 1.98 V，2.97 V ~ 3.63 V |
| 帶并行端口： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 768-1101-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
Copyright 2012 Future Technology Devices International Limited
15
Document No.: FT_000288
FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC
Datasheet Version 1.8
Clearance No.: FTDI #199
3.5.2 FT232H pins used in an FT245 Synchronous FIFO Interface
The FT232H can be configured as a FT245 synchronous FIFO interface. When configured in this mode, the
pins used and the descriptions of the signals are shown in Table 3.7. To set this mode the external
EEPROM must be set to 245 modes. A software command (FT_SetBitMode) is then sent by the application
to the FTDI D2xx driver to tell the chip to enter 245 synchronous FIFO mode. In this mode, data is
written or read on the rising edge of the CLKOUT. Refer to Figure 4.4 for timing details.
Pin No.
Name
Type
FT245 Configuration Description
13,14,15,16,
17,18,19,20
ADBUS[7:0]
I/O
D7 to D0 bidirectional FIFO data. This bus is normally input
unless OE# is low.
21
RXF#
OUTPUT
When high, do not read data from the FIFO. When low, there
is data available in the FIFO which can be read by driving RD#
low. When in synchronous mode, data is transferred on every
clock that RXF# and RD# are both low. Note that the OE# pin
must be driven low at least 1 clock period before asserting
RD# low.
25
TXE#
OUTPUT
When high, do not write data into the FIFO. When low, data
can be written into the FIFO by driving WR# low. When in
synchronous mode, data is transferred on every clock that
TXE# and WR# are both low.
26
RD#
INPUT
Enables the current FIFO data byte to be driven onto D0...D7
when RD# goes low. The next FIFO data byte (if available) is
fetched from the receive FIFO buffer each CLKOUT cycle until
RD# goes high.
27
WR#
INPUT
Enables the data byte on the D0...D7 pins to be written into
the transmit FIFO buffer when WR# is low. The next FIFO data
byte is written to the transmit FIFO buffer each CLKOUT cycle
until WR# goes high.
28
SIWU#
INPUT
The Send Immediate / WakeUp signal combines two functions
on a single pin. If USB is in suspend mode (PWREN# = 1) and
remote wakeup is enabled in the EEPROM, strobing this pin
low will cause the device to request a resume on the USB Bus.
Normally, this can be used to wake up the Host PC.
During normal operation (PWREN# = 0), if this pin is strobed
low any data in the device RX buffer will be sent out over USB
on the next Bulk-IN request from the drivers regardless of the
pending packet size. This can be used to optimize USB transfer
speed for some applications. Tie this pin to VCCIO if not used.
29
CLKOUT
OUTPUT
60 MHz Clock driven from the chip. All signals should be
synchronized to this clock.
30
OE#
INPUT
Output enable when low to drive data onto D0-7. This should
be driven low at least 1 clock period before driving RD# low to
allow for data buffer turn-around.
Table 3.7 FT245 Synchronous FIFO Configured Pin Descriptions
For a functional description of this mode, please refer to section 4.4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FT232RL-REEL | IC USB FS SERIAL UART 28-SSOP |
| FT245BL-REEL | IC USB FS PARALLEL FIFO 32-LQFP |
| FT245RL-REEL | IC USB TO PARALLEL FIFO 28-SSOP |
| FT4232HQ-REEL | IC USB HS QUAD UART/SYNC 64-QFN |
| FUSB1500MHX | IC USB 2.0 TRANSCEIVER 16-MLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FT232HL-TRAY | 功能描述:USB 接口集成電路 USB HS to UART/FIFO SPI/JTAG/I2C LQFP-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| FT232HQ-REEL | 功能描述:USB 接口集成電路 USB HS to UART/FIFO SPI/JTAG/I2C QFN-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| FT232HQ-TRAY | 功能描述:USB 接口集成電路 USB HS to UART/FIFO SPI/JTAG/I2C QFN-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| FT232R | 制造商:FTDI 制造商全稱:FTDI 功能描述:USB UART IC - Single chip USB to asynchronous serial data transfer interface |
| FT232R_10 | 制造商:FTDI 制造商全稱:FTDI 功能描述:USB UART IC - Single chip USB to asynchronous serial data transfer interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。