- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8861 > FXLA104UM12X (Fairchild Semiconductor)XLATOR 4BIT DUAL 12-UMLP PDF資料下載
參數(shù)資料
| 型號(hào)： | FXLA104UM12X |
| 廠(chǎng)商： | Fairchild Semiconductor |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大小： | 0K |
| 描述： | XLATOR 4BIT DUAL 12-UMLP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 邏輯功能： | 變換器，雙向，3 態(tài) |
| 位數(shù)： | 4 |
| 輸入類(lèi)型： | 電壓 |
| 輸出類(lèi)型： | 電壓 |
| 數(shù)據(jù)速率： | 140Mbps |
| 通道數(shù)： | 1 |
| 輸出/通道數(shù)目： | 4 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 傳輸延遲（最大）： | 4ns |
| 電源電壓： | 1.1 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 12-UFQFN |
| 供應(yīng)商設(shè)備封裝： | 12-UMLP（1.8x1.8） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
2009 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FXLA104 Rev. 1.0.9
5
FXLA104
—
Low-Voltage
Dual-Suppl
y
4-Bit
Voltage
Translator
Power-Up/Power-Down Sequence
FXL translators offer an advantage in that either VCC
may be powered up first. This benefit derives from the
chip design. When either VCC is at 0V, outputs are in a
high-impedance state. The control input (/OE) is
designed to track the VCCA supply. A pull-up resistor
tying /OE to VCCA should be used to ensure that bus
contention, excessive currents, or oscillations do not
occur during power-up or power-down. The size of the
pull-up resistor is based upon the current-sinking
capability of the device driving the /OE pin.
The recommended power-up sequence is:
1.
Apply power to the first VCC.
2.
Apply power to the second VCC.
3.
Drive the /OE input LOW to enable the device.
The recommended power-down sequence is:
1.
Drive /OE input HIGH to disable the device.
2.
Remove power from either VCC.
3.
Remove power from other VCC.
Pull-Up/Pull-Down Resistors
Do not use pull-up or pull-down resistors. This device
has bus-hold circuits: pull-up or pull-down resistors are
not recommended because they interfere with the
output state. The current through these resistors may
exceed the hold drive, II(HOLD) and/or II(OD) bus-hold
currents, resulting in data transition and/or auto-
direction
sensing
failures.
The
bus-hold
feature
eliminates the need for extra resistors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX527DCWG+ | IC DAC QUAD CALBRTD 12BIT 24SOIC |
| VI-2WF-MW-F3 | CONVERTER MOD DC/DC 72V 100W |
| VI-2WF-MW-F1 | CONVERTER MOD DC/DC 72V 100W |
| V28B15M150B3 | CONVERTER MOD DC/DC 15V 150W |
| VE-2WB-MY-F4 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FXLA104UM12X_12 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Low-Voltage Dual-Supply 4-Bit Voltage Translator with Configurable Voltage Supplies and Signal Levels, 3-State Outputs, and Auto Direction Sensing |
| FXLA104UM12X_F106 | 功能描述:轉(zhuǎn)換 - 電壓電平 Config Volt Xlator RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| FXLA104UMX | 功能描述:轉(zhuǎn)換 - 電壓電平 Dual Supply 4-Bit Voltage Translator RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| FXLA104UMX_12 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Low-Voltage Dual-Supply 4-Bit Voltage Translator with Configurable Voltage Supplies and Signal Levels, 3-State Outputs, and Auto Direction Sensing |
| FXLA104UMX_F106 | 功能描述:轉(zhuǎn)換 - 電壓電平 Config Volt Xlator RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。