Specifications GAL16V8 15 fmax with Internal Feedback 1/(t
參數(shù)資料
型號(hào): GAL16V8D-7LJNI
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 9/26頁
文件大?。?/td> 0K
描述: IC PLD 8MACRO 5.0V 7.5NS 20PLCC
標(biāo)準(zhǔn)包裝: 46
系列: GAL®16V8
可編程類型: EE PLD
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 4.5 V ~ 5.5 V
宏單元數(shù): 8
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 20-PLCC(9x9)
包裝: 管件
Specifications GAL16V8
15
fmax with Internal Feedback 1/(tsu+tcf)
Note: tcf is a calculated value, derived by subtracting tsu from
the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The
value of tcf is used primarily when calculating the delay from
clocking a register to a combinatorial output (through registered
feedback), as shown above. For example, the timing from clock
to a combinatorial output is equal to tcf + tpd.
fmax with External Feedback 1/(tsu+tco)
Note: fmax with external feedback is calculated from measured
tsu and tco.
fmax with No Feedback
Note: fmax with no feedback may be less than 1/(twh + twl). This
is to allow for a clock duty cycle of other than 50%.
REGISTER
LOGIC
ARRAY
CLK
tsu + th
REGISTER
LOGIC
ARRAY
tco
tsu
CLK
Test Condition
R1
R2
CL
A
200Ω
390Ω
50pF
B
Active High
390Ω
50pF
Active Low
200Ω
390Ω
50pF
C
Active High
390Ω
5pF
Active Low
200Ω
390Ω
5pF
CLK
REGISTER
LOGIC
ARRAY
tcf
tpd
TEST POINT
C *
L
FROM OUTPUT (O/Q)
UNDER TEST
+5V
*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE
R2
R1
GAL16V8D (except -3) Output Load Conditions (see figure
above)
fmax Descriptions
Switching Test Conditions
Input Pulse Levels
Table 2-0003/16V8
Input Rise
and Fall Times
Input Timing Reference Levels
Output Timing Reference Levels
Output Load
GND to 3.0V
1.5V
See figure at right
3-state levels are measured 0.5V from
steady-state active level.
2 – 3ns 10% – 90%
1.5ns 10% – 90%
GAL16V8D-10
(and slower)
GAL16V8D-3/-5/-7
ALL
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
RBC05DREF-S13 CONN EDGECARD 10POS .100 EXTEND
GMC12DTES CONN EDGECARD 24POS .100 EYELET
M4A5-32/32-7JC IC CPLD ISP 4A 32MC 44PLCC
GCC12DRTN-S13 CONN EDGECARD 24POS .100 EXTEND
GSC43DRAS CONN EDGECARD 86POS R/A .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GAL16V8D-7LP 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5V 16 I/O RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
GAL16V8D-7LPI 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16 INPUT 8 OUTPUT 5V LOW POWER 7.5ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
GAL16V8D-7LPN 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5V 16 I/O RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
GAL16V8D-7LPNI 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 16 INPUT 8 OUTPUT 5V LOW POWER 7.5ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
GAL16V8D-7LR/833 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E2CMOS PLD Generic Array Logic