- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383014 > GS1522-CQR (Electronic Theatre Controls, Inc.) HDTV Serial Digital Serializer PDF資料下載
參數(shù)資料
| 型號： | GS1522-CQR |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | HDTV Serial Digital Serializer |
| 中文描述： | 高清晰度電視串行數(shù)字串行 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 414K |
| 代理商： | GS1522-CQR |
GENNUM CORPORATION
522 - 26 - 00
12
G
25.72kHzUI,
0.3535/25.72k=13.75μs. Since the C
CP1
, C
CP2
and C
CP3
are
also charged, it is measured to be about 11μs which is
slightly less than the calculated value of 13.75μs.
the
synchronous
lock
time
is
The K
of the VCO (GO1515) is specified with a minimum of
11MHz/V and maximum of 21MHz/V which is about ±32%
variation. The 500 x
Ι
P
/2 will vary about ±10%. The resulting
bandwidth factor would approximately vary by ±45% when
no R
CP1
and C
CP3
are used.
Ι
P
by itself may vary by 30% so
the variability for lower bandwidths will increase by an
additional ±30%.
The C
CP1
and C
CP2
capacitors should be changed with
reduced bandwidths. Smaller C
CP1
and C
CP2
capacitors
would result in jitter peaking, lower stability, less probability
of locking but at the same time lowering the asynchronous
lock time. Therefore, there is a trade-off between
asynchronous lock time and jitter peaking/stability. These
capacitors should be as large as possible for the allowable
lock time and should be no smaller than the allowed value.
With the recommended values, jitter peaking of less than
0.1dB has been measured at the lower loop bandwidth as
shown in Figure 17. At higher loop bandwidths, it is difficult
to measure jitter peaking because of the limitation of the
measurement unit.
Fig. 17 Typical Jitter Peaking
However, because relatively larger C
CP1
and C
CP2
capacitors can be used, over-damping of the loop response
occurs. An accurate jitter peaking measurement of 0.1dB
for the GS1522 requires the modulation source to have a
constant amount of jitter modulation index (within 0.1dB or
1.2%) over the frequency range beyond the loop
bandwidth.
It has been determined that for 282.9kHzUI, the minimum
value of the C
CP1
and C
CP2
capacitors should be no less
than 0.5μF. For added margin, 1μF capacitors are
recommended. The 1μF value gives a lock time of about
60ms in one attempt. For 25.72kHzUI, these capacitors
should be no less than 5.6μF. This would result in 340ms of
lock time. If necessary, extra margin can be built by
increasing these capacitors at the expense of a longer
asynchronous lock time.
Bandwidths lower than 129kHz at 0.2UI modulation have
not been characterized, but it is believed that the
bandwidth could be further lowered. Since a lower
bandwidth has less correction for noise, extra care should
be taken to minimize board noise. Figures 18 and 19 show
the two measured loop bandwidths at these two settings.
Table 2 summarizes the two bandwidth settings.
Fig. 18 Typical Jitter Transfer Curve at Setting A in Table 2
Fig. 19 Typical Jitter Transfer Curve at Setting B in Table 2
相關PDF資料 |
PDF描述 |
|---|---|
| GS1540 | HDTV Serial Digital Non-Equalizing Receiver |
| GS1540-CQR | HDTV Serial Digital Non-Equalizing Receiver |
| GS1545 | HDTV Serial Digital Equalizing Receiver |
| GS1545-CQR | HDTV Serial Digital Equalizing Receiver |
| GS1881-IKA | Monolithic Video Sync Separators |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS1522-CQRE3 | 制造商:Gennum Corporation 功能描述:Monolithic Bipolar Integrated Circuit 128-Pin MQFP |
| GS1524 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS1524 HD-LINX-TM II Multi-Rate SDI Adaptive Cable Equalizer |
| GS1524_11 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Adaptive Cable Equalizer |
| GS1524A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Adaptive Cable Equalizer |
| GS1524A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Adaptive Cable Equalizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。