- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383014 > GS1540 (Electronic Theatre Controls, Inc.) HDTV Serial Digital Non-Equalizing Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1540 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | HDTV Serial Digital Non-Equalizing Receiver |
| 中文描述： | 高清晰度電視串行數(shù)字非均等接收機(jī) |
| 文件頁(yè)數(shù)： | 13/16頁(yè) |
| 文件大?。?/td> | 180K |
| 代理商： | GS1540 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
GENNUM CORPORATION
522 - 27- 00
13
G
JITTER DEMODULATION (DM)
The differential jitter demodulation (DM) signal is available
at the DM and DM pins. This signal is the phase correction
signal of the PLL loop, which is amplified and buffered. If
the input jitter is modulated, the PLL tracks the jitter if it is
within loop bandwidth. To track the input jitter, the VCO has
to be adjusted by the phase detector via the charge pump.
Thus, the signal which controls the VCO contains the
information of the input jitter modulation. The jitter
demodulation signal is only valid if the input jitter is less
than 0.5UIp-p. The DM/DM signals have 10k
output
impedance, which could be low pass filtered with
appropriate capacitors to eliminate high frequency noise.
DFT_V
EE
should be connected to GND to activate DM/DM
signals.
The DM signals can be used as diagnostic tools. Assume
there is an HDTV SDI source, which contains excessive
noise during the horizontal blanking because of the
transient current flowing in the power supply. In order to
discover the source of the noise, one could probe around
the source board with a low frequency oscilloscope
(Bandwidth < 20MHz) that is triggered with an appropriately
filtered DM/DM signal. The true cause of the modulation will
be synchronous and will appear as a stationary signal with
respect to the DM/DM signal.
Figure 20 shows an example of such a situation. An HDTV
SDI signal is modulated with a modulation signal causing
about 0.2UI jitter in Figure 20 (Channel 1). The GS1540
receives this signal and locks to it. Figure 20 (Channel 2)
shows the DM signal. Notice the wave shape of the DM
signal, which is synchronous to the modulating signal. The
DM/DM signal could also be used to compare the output
jitter of the HDTV signal source.
Fig. 20 Jitter Demodulation Signal
LOCK LOGIC
Logic is used to produce the PLL_LOCK signal which is
based on the LFS signal and phase lock signal. When there
is not any data input, the integrator will charge and
eventually saturate at either end. By sensing the saturation
of the integrator, it is determined that no data is present. If
either data is not present or phase lock is low, the lock
signal is made low. Logic signals are used to acquire the
frequency by sweeping the integrator. Injecting a current
into the summing node of the integrator achieves the
sweep. The sweep is disabled once phase lock is asserted.
The direction of the sweep is also changed once LFS
saturates at either end.
BYPASS
The BYPASS block bypasses the reclocked/mute path of
the data whenever a logic low input is applied to the
BYPASS input. In the bypass mode, the mute does not have
any effect on the outputs. Also, the internal PLL still locks to
a valid HDTV signal and shows PLL_LOCK.
SERIAL OUTPUT STAGE
The serial output signals have a nominal voltage of
400mVpp differential, or 200mVpp single ended when
terminated with 50
.
SDO_EN
The SDO_EN enables or disables the serial output driver. To
disable the driver, tie SDO_EN to V
CC
. To enable the driver,
tie SDO_EN to V
EE
. When disabled, the supply current is
reduced by approximately 10mA.
SERIAL TO PARALLEL CONVERTER
The high-speed serial to parallel converter accepts
differential clock and data signals from the reclocker core.
The S/P core converts this serial output into a 20-bit wide
data stream (D[19:0]). It also provides a parallel clock,
which is 1/20th the serial clock rate (PCLK_OUT). The
outputs of the S/P block are TTL compatible. When the PLL
loses lock, the parallel clock continues to freewheel. The
parallel clock and data outputs were designed for seamless
interfaces to the GS1500 and GS1510.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS1540-CQR | HDTV Serial Digital Non-Equalizing Receiver |
| GS1545 | HDTV Serial Digital Equalizing Receiver |
| GS1545-CQR | HDTV Serial Digital Equalizing Receiver |
| GS1881-IKA | Monolithic Video Sync Separators |
| GS1881-ITA | Monolithic Video Sync Separators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1540-CQR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1540-CQRE3 | 制造商:Semtech Corporation 功能描述:HD Non-Equalizing Receiver |
| GS1545 | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:HDTV Serial Digital Equalizing Receiver |
| GS1545_04 | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:HDTV Serial Digital Equalizing Receiver |
| GS1545-CQR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。