- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370379 > GS1561* Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI without loop thru cable driver. 3.3/1.8V supply. PDF資料下載
參數(shù)資料
| 型號： | GS1561* |
| 英文描述： | Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI without loop thru cable driver. 3.3/1.8V supply. |
| 中文描述： | 時鐘重計解串器的HD - SDI的。標(biāo)清SDI |
| 文件頁數(shù)： | 18/55頁 |
| 文件大小： | 922K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
GENNUM CORPORATION
27360 - 2
18 of 55
G
Serial Output Fall Time
20% ~ 80%
tf
SDO
ORL compensation
using recommended
circuit — HD signal
-
235
260
ps
1
-
ORL compensation
using recommended
circuit — SD signal
400
550
1500
ps
Serial Output Intrinsic Jitter
t
IJ
Pseudorandom and
pathological HD
signal
-
90
125
ps
1
3
Pseudorandom and
pathological SD signal
-
270
350
ps
Serial Output Duty Cycle
Distortion
DCD
SDO
HD (1.485Gb/s)
-
10
-
ps
1
4
SD (270Mb/s)
-
20
-
ps
PARALLEL OUTPUT
Parallel Clock Frequency
f
PCLK
13.5
-
148.5
MHz
1
Parallel Clock Duty Cycle
DC
PCLK
40
50
60
%
1
Output Data Hold Time
t
OH
20-bit HD
1.0
-
-
ns
1
5
10-bit SD
19.5
-
-
ns
Output Data Delay Time
t
OD
20-bit HD
-
-
4.5
ns
1
5
10-bit SD
-
-
22.8
ns
Output Data Rise/Fall Time
tr/tf
-
-
1.5
ns
3
5
GSPI
GSPI Input Clock Frequency
f
SCLK
-
-
6.6
MHz
1
-
GSPI Input Clock Duty
Cycle
DC
SCLK
40
50
60
%
3
-
GSPI Input Data Setup Time
0
-
-
ns
3
-
GSPI Input Data Hold Time
-
-
1.43
ns
3
-
GSPI Output Data Hold
Time
2.10
-
-
ns
3
-
GSPI Output Data Delay
Time
-
-
7.27
ns
3
-
TEST LEVELS
1. Production test at room temperature and nominal supply voltage
with guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage
with guardbands for supply and temperature ranges using
correlated test.
3. Production test at room temperature and nominal supply
voltage.
4. QA sample test.
5. Calculated result based on Level 1, 2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of
similar product.
9. Indirect test.
NOTES
1. 6MHz sinewave modulation.
2. HD = 1080i, SD = 525i
3. Serial Digital Output Reclocked (
RC_BYP
= HIGH).
4. Serial Duty Cycle Distortion is defined here to be the
difference between the width of a ‘1’ bit, and the width of a ‘0’
bit.
5. With 15pF load.
6. See Section 3.15, Figure 22.
2.3 AC ELECTRICAL CHARACTERISTICS (CONTINUED)
T
A
= 0°C to 70°C, unless otherwise shown
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
TEST
LEVEL
NOTES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS15T48-5 | 15W DC-DC CONVERTER |
| GS15T48 | |
| GS15T5-5.2 | DC-to-DC Voltage Converter |
| GS15T5-52 | 15W DC-DC CONVERTER FOR ECL |
| GS175T48-12 | 120W/175W DC-DC CONVERTERS FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1561-CF | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1561-CFE3 | 制造商:Semtech Corporation 功能描述:Receiver for HD/SD/ASI w/out loop thru |
| GS1561-CFT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1561-CFTE3 | 制造商:Semtech Corporation 功能描述:Receiver for HD/SD/ASI w/out loop thru |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。