- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383034 > GS8162Z36BGD-250V (GSI TECHNOLOGY) 18Mb Pipelined and Flow Through Synchronous NBT SRAM PDF資料下載
參數(shù)資料
| 型號： | GS8162Z36BGD-250V |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 512K X 36 ZBT SRAM, 5.5 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件頁數(shù)： | 18/33頁 |
| 文件大?。?/td> | 805K |
| 代理商： | GS8162Z36BGD-250V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
AC Electrical Characteristics
Parameter
Symbol
-250
-200
-150
Unit
Min
Max
Min
Max
Min
Max
Pipeline
Clock Cycle Time
tKC
4.0
—
5.0
—
6.7
—
ns
Clock to Output Valid (x18/x36)
tKQ
—
3.0
—
3.0
—
3.8
ns
Clock to Output Valid (x72)
tKQ
—
3.0
—
3.0
—
3.8
ns
Clock to Output Invalid
tKQX
1.5
—
1.5
—
1.5
—
ns
Clock to Output in Low-Z
tLZ
1
1.5
—
1.5
—
1.5
—
ns
Setup time
tS
1.5
—
1.5
—
1.5
—
ns
Hold time
tH
0.2
—
0.4
—
0.5
—
ns
Flow Through
Clock Cycle Time
tKC
5.5
—
6.5
—
7.5
—
ns
Clock to Output Valid
tKQ
—
5.5
—
6.5
—
7.5
ns
Clock to Output Invalid
tKQX
2.0
—
2.0
—
2.0
—
ns
Clock to Output in Low-Z
tLZ
1
2.0
—
2.0
—
2.0
—
ns
Setup time
tS
1.5
—
1.5
—
1.5
—
ns
Hold time
tH
0.5
—
0.5
—
0.5
—
ns
Clock HIGH Time
tKH
1.3
—
1.3
—
1.5
—
ns
Clock LOW Time
tKL
1.7
—
1.7
—
1.7
—
ns
Clock to Output in
High-Z
(x18/x36)
tHZ
1
1.5
2.5
1.5
3.0
1.5
3.0
ns
Clock to Output in
High-Z
(x72)
tHZ
1
1.5
3.0
1.5
3.0
1.5
3.0
ns
G to Output Valid
(x18/x36)
tOE
—
2.5
—
3.0
—
3.8
ns
G to Output Valid
(x72)
tOE
—
3.0
—
3.0
—
3.8
ns
G to output in Low-Z
tOLZ
1
0
—
0
—
0
—
ns
G to output in High-Z
(x18/x36)
tOHZ
1
—
2.5
—
3.0
—
3.8
ns
G to output in High-Z
(x72)
tOHZ
1
—
3.0
—
3.0
—
3.8
ns
ZZ setup time
tZZS
2
5
—
5
—
5
—
ns
ZZ hold time
tZZH
2
1
—
1
—
1
—
ns
ZZ recovery
tZZR
20
—
20
—
20
—
ns
GS8162ZxxB(B/D)-xxxV
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01a 6/2006
18/33
2004, GSI Technology
Notes:
1.
2.
These parameters are sampled and are not 100% tested.
ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold
times as specified above.
相關PDF資料 |
PDF描述 |
|---|---|
| GS8162Z18D-200 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8162Z18B | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8162Z18B-133 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8162Z18B-133I | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8162Z18B-150 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8162Z36DB-150 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS8162Z36DB-200 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS8162Z36DB-333 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS8162Z36DB-375 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS8162Z36DB-375I | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。