- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383050 > GS840FH32A (GSI TECHNOLOGY) 4Mb（128K x 32Bit) Synchronous Burst SRAM(4M位（128K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | GS840FH32A |
| 廠商： | GSI TECHNOLOGY |
| 英文描述： | 4Mb（128K x 32Bit) Synchronous Burst SRAM(4M位（128K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| 中文描述： | 4Mb的（128K的x 32位）同步突發(fā)靜態(tài)存儲(chǔ)器（4分位（128K的× 32位）同步靜態(tài)隨機(jī)存儲(chǔ)器（帶2位脈沖地址計(jì)數(shù)器）） |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 787K |
| 代理商： | GS840FH32A |
Rev: 1.03 12/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
7/22
1999, Giga Semiconductor, Inc.
.
Preliminary
GS840FH18/32/36AT-7.5/8/8.5/10/12
Mode Pin Functions
Note:
There is a are pull-up devices on the LBO and FT pins and a pull down device on the ZZ pin, so those input pins can be
unconnected and the chip will operate in the default states as specified in the above tables.
Burst Counter Sequences
Linear Burst Sequence
Byte Write Truth Table
Notes:
1.
2.
3.
4.
All byte outputs are active in read cycles regardle
ss
of the state of Byte Write Enable inputs.
Byte Write Enable inputs B
A
, B
B
, B
C
and/or B
D
may be used in any combination with BW to write single or multiple bytes.
All byte I/O’s remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
Bytes “
C
” and “
D
” are only available on the x32 and x36 versions.
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
H or NC
L
H or NC
L or NC
Output Register Control
FT
Power Down Control
ZZ
H
Function
GW
BW
B
A
B
B
B
C
B
D
Notes
Read
H
H
X
X
X
X
1
Read
H
L
H
H
H
H
1
Write byte
A
H
L
L
H
H
H
2, 3
Write byte
B
H
L
H
L
H
H
2, 3
Write byte
C
H
L
H
H
L
H
2, 3, 4
Write byte
D
H
L
H
H
H
L
2, 3, 4
Write all bytes
H
L
L
L
L
L
2, 3, 4
Write all bytes
L
X
X
X
X
X
Note: The burst counter wraps to initial state on the 5th clock.
I
nterleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS840FH36A | 4Mb（128K x 36Bit) Synchronous Burst SRAM(4M位（128K x 36位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| GS840H32A | 4Mb（128K x 32Bit) Synchronous Burst SRAM(4M位（128K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| GS840H18A | 4Mb（256K x 18Bit) Synchronous Burst SRAM(4M位（256K x 18位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| GS840H36A | 4Mb（128K x 36Bit) Synchronous Burst SRAM(4M位（128K x 36位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| GS840H32 | 4Mb（128K x 32Bit) Synchronous Burst SRAM(4M位（128K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS840FH32AGT-10 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS840FH32AGT-10I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS840FH32AGT-12 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS840FH32AGT-12I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS840FH32AGT-8 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。