參數(shù)資料
型號: GS8662R09BD-350
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 8M X 9 STANDARD SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FPBGA-165
文件頁數(shù): 14/37頁
文件大小: 769K
代理商: GS8662R09BD-350
GS8662R08/09/18/36BD-400/350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 3/2011
21/37
2011, GSI Technology
Hold Times
Address Input Hold Time
tKHAX
0.4
0.4
0.4
0.4
0.5
ns
1
Control Input Hold Time (R/ W) (LD)
tKHIX
0.4
0.4
0.4
0.4
0.5
ns
2
Control Input Hold Time
(BWX) (NWX)
tKHIX
0.28
0.28
0.28
0.3
0.35
ns
3
Data Input Hold Time
tKHDX
0.28
0.28
0.28
0.3
0.35
ns
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control signals are R/ W, LD.
3.
Control signals are BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
4.
If C, C are tied high, K, K become the references for C, C timing parameters
5.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN
parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs
on the same board to be at such different voltages and temperatures.
6.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
7.
VDD slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once VDD and input clock are stable.
8.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands
and test setup variations.
AC Electrical Characteristics (Continued)
Parameter
Symbol
-400
-350
-333
-300
-250
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
GS8662R09BGD-400I 8M X 9 STANDARD SRAM, 0.45 ns, PBGA165
GS88037BT-225I 256K X 36 CACHE SRAM, 2.5 ns, PQFP100
GS880F36BGT-7.5T 256K X 36 CACHE SRAM, 7.5 ns, PQFP100
GS880V18BT-250T 512K X 18 CACHE SRAM, 5.5 ns, PQFP100
GS880Z32CGT-250 256K X 32 ZBT SRAM, 5.5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662R09BD-400 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8662R09E-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09E-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM