參數(shù)資料
型號(hào)： GS882Z36BGD-225T
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 256K X 36 ZBT SRAM, 6 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, FBGA-165
文件頁(yè)數(shù)： 4/33頁(yè)
文件大?。?/td> 1057K
代理商： GS882Z36BGD-225T
Rev: 1.00b 12/2002
12/33
2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS882Z18/36BB/D-250/225/200/166/150/133
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
FLXDrive
The ZQ pin allows selection between NBT RAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive
strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.
Note:
There are pull-up devices on the ZQ and FT pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and
the chip will operate in the default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
Mode Pin Functions
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Linear Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
Interleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GSCB01C-6Q01 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED
GSCB03C-6 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED
GSCB33C-6 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, 17.3mm, PANEL MOUNT-THREADED
GSCB36C-C021 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, 17.3mm, PANEL MOUNT-THREADED
GSCB04C-Q04 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS882Z36CB-200V 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 256KX36 6.5NS/3NS 119FPBGA - Trays
GS882Z36CB-250V 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 256KX36 5.5NS/3NS 119FPBGA - Trays
GS882Z36CB-300 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 256KX36 5NS/2.5NS 119FPBGA - Trays
GS882Z36CD-200I 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 256KX36 6.5NS/3NS 165FPBGA - Trays
GS882Z36CD-200V 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 256KX36 6.5NS/3NS 165FPBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*