- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384358 > GS9000DCPJE3 (Gennum Corporation) GENLINX II -TM GS9000D Serial Digital Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9000DCPJE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GENLINX II -TM GS9000D Serial Digital Decoder |
| 中文描述： | GENLINX二，商標(biāo)GS9000D串行數(shù)字解碼器 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大小： | 118K |
| 代理商： | GS9000DCPJE3 |
GENNUM CORPORATION
18784 - 3
4 of 9
G
Fig. 1 GS9000D Pin Outs, 28 Pin PLCC Package
PIN DESCRIPTIONS
PIN NO.
SYMBOL
TYPE
DESCRIPTION
1
HSYNC
Output
Horizontal Sync Output.
CMOS (TTL compatible) output that toggles for each TRS detected.
2
V
SS
Power Supply
. Most negative power supply connection.
3
SWF
Output
Sync Error Warning Flag. CMOS (TTL compatible) active high output that indicates the
preselected HSYNC Error Rate (HER). The HER is set with an RC time constant on the SWC
input.
4
V
SS
Power Supply
. Most negative power supply connection.
5, 6
SDI/SDI
Inputs
Differential, pseudo-ECL serial data inputs
. ECL voltage levels with offset of 3.0V to 4.05V for
operation up to 270MHz. See AC Electrical Characteristics Table for details.
7, 8
SCI/SCI
Inputs
Differential, pseudo-ECL serial clock inputs.
ECL voltage levels with offset of 3.0V to 4.05V for
operation up to 270MHz. See AC Electrical Characteristics Table for details.
9,10
SS1/SS0
Output
Standard Select Outputs
. CMOS (TTL compatible) outputs is generated by a 2-bit internal
binary counter which stops cycling when a valid TRS is detected by the GS9000D.
11
SSC
Input
Standards Select Control
. Analog input used to set a time constant for the standards select
hunt period. An external RC sets the time constant.
12
V
DD
Power Supply
. Most positive power supply connection.
13
V
DD
Power Supply
. Most positive power supply connection.
14
SCE
Input
Sync Correction Enable
. Active high CMOS input which enables sync correction by not
resetting the GS9000D’s internal parallel timing on the first sync error. If the next incoming
sync is in error, internal parallel timing will be reset. This is to guard against spurious HSYNC
errors.
When SCE is low, a valid sync will always reset the GS9000D’s parallel timing generator
PD7
PD6
PD5
PD4
PD3
PD2
PD1
SDI
SDI
SCI
SCI
SS1
SS0
SSC
V
SS
SWF V
SS
HSYNC PD9 PD8 V
SS
GS9000D
TOP VIEW
V
DD
V
DD
SCE SWC PCLK PD0 V
DD
(LSB)
25
24
23
22
21
20
19
5
6
7
8
9
10
11
12 13 14 15 16 17 18
4 3 2 28 27 26
(MSB)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9000DCTJ | GENLINX II -TM GS9000D Serial Digital Decoder |
| GS9000DCTJE3 | GENLINX II -TM GS9000D Serial Digital Decoder |
| GS90015BCPJE3 | GENLINX-TM GS9015B Serial Digital Reclocker |
| GS9015BCPJ | GENLINX-TM GS9015B Serial Digital Reclocker |
| GS9015BCTJ | GENLINX-TM GS9015B Serial Digital Reclocker |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9000DCTJ | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GENLINX II -TM GS9000D Serial Digital Decoder |
| GS9000DCTJE3 | 制造商:Gennum Corporation 功能描述: |
| GS9000S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial Digital Decoder |
| GS9000SCPJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMPTE |
| GS9000SCTJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。