- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383055 > GS9010ACKC (Electronic Theatre Controls, Inc.) Serial Digital Automatic Tuning Subsystem PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9010ACKC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Serial Digital Automatic Tuning Subsystem |
| 中文描述： | 串行數(shù)字自動(dòng)調(diào)諧子系統(tǒng) |
| 文件頁數(shù)： | 5/6頁 |
| 文件大小： | 169K |
| 代理商： | GS9010ACKC |
5
521 - 01 - 05
(A) CARRIER
DETECT
(PIN 14)
(C) OUT
(PIN 2)
2 SECONDS
2 MINs
(D) /2
(PIN 6)
(B) HSYNC
(PIN 13)
TRS
TRS
LOOP
LOCKED
LOOP
LOCKED
COMPONENT VIDEO
COMPOSITE VIDEO
(NOT TO SCALE)
Fig. 2 System Waveform Diagrams
APPLICATIONS
Figure 3 shows a typical application circuit using the GS9010A
in an autotuning SDI receiver.
Correct operation of an autotuning receiver is determined by
using a suitable EDH measurement tool or Digital to Analog
Monitor to verify error free performance.
The correct operation of a locked autotuning receiver can be
verified by referring to Figure 2. The HSYNC output from the
GS9000B or GS9000S decoder will toggle on each occurrence
of the Timing Reference Signal (TRS). The state of the HSYNC
output is not significant, just the rate at which it toggles.
Application Note - PCB Layout
Special attention must be paid to component layout when
designing high performance serial digital receivers.
For background information on high speed circuit and layout
design concepts, refer to Document No. 521-32-00, “Optimizing
Circuit and Layout Design of the GS90005A/15A”. A recom-
mended PCB layout can be found in the Gennum Application
Note “EB9010B Deserializer Evaluation Board”
The use of a star grounding technique is required for the loop
filter components of the GS9005A/15A.
Controlled impedance PCB traces should be used for the
differential clock and data interconnection between the
GS9005A and the GS9000B or GS9000S. These differential
traces must not pass over any ground plane discontinuities. A
slot antenna is formed when a microstrip trace runs across a
break in the ground plane.
The series resistors at the parallel data output of the
GS9000B/S are used to slow down the fast rise/fall time of the
GS9000B/S outputs. These resistors should be placed as
close as possible to the GS9000B or GS9000S output pins to
minimize radiation from these pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9010ACTC | Serial Digital Automatic Tuning Subsystem |
| GS9015A | Serial Digital Reclocker |
| GS9015ACPJ | Serial Digital Reclocker |
| GS9015ACTJ | Serial Digital Reclocker |
| GS9025A | Serial Digital Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9010ACTC | 制造商:Gennum Corporation 功能描述: |
| GS9010CKC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| GS9010CTC | 制造商:GENNUM 功能描述:* |
| GS9012 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 20V V(BR)CEO | 500MA I(C) | TO-226AA |
| GS9012/E6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BJT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。