參數(shù)資料
型號(hào)： GS9021ACFU
廠商： Gennum Corporation
英文描述： GENLINX -TM II GS9021A EDH Coprocessor
中文描述： GENLINX -商標(biāo)二GS9021A硬腦膜外血腫協(xié)處理器
文件頁數(shù)： 10/26頁
文件大?。?/td> 245K
代理商： GS9021ACFU
19983 - 1
10 of 26
G
3.3 CRC Calculation And Updating
Since the device has the potential of modifying the full-field
and active picture data with features like ITU-R-601 clipping
and TRS insertion, the full field and active picture CRC
values must be calculated for both the incoming and
outgoing data streams. The calculated CRC values based
on the incoming data stream are used for comparison with
the embedded CRC values. However, the calculated CRC
values based on the outgoing data stream are the ones
inserted into the data stream. As a result, the CRC values in
the outgoing data stream correctly reflect the contents of
the outgoing data stream.
The INCOMING FF and AP CRC values for the Full Field
(FF) and Active Picture (AP) regions can be read from the
HOSTIF read table. Similarly, the OUTGOING (calculated)
FF and AP CRC values for the Full Field and Active Picture
regions can be read from the HOSTIF read table.
3.4 Validity Bit
The VALIDITY (V) bits (as per SMPTE 165) present in the
incoming EDH packet are used to indicate whether the CRC
values are valid or invalid. If the V bit is HIGH, the CRC
value is considered valid. In this case, the incoming CRC
value is compared with the calculated CRC value to identify
errors. If the V bit is LOW, the incoming CRC is invalid and a
CRC comparison is not performed. If the device receives an
EDH packet with the V bit set LOW it behaves as follows:
1. EDH = 0 (Not asserted for an invalid CRC)
2. EDA = EDAin "OR" EDHin (EDA calculated as usual)
3. A new calculated CRC value replaces the invalid one in
the output EDH packet
4. The V bit will be set HIGH in the output EDH packet
5. Depending on whether one or both of FFV or APV is low,
the Unknown Error Status (UES) flag corresponding to
either FF or AP or both, is set HIGH in the output data.
(No CRC check could be performed, so the data may or
may not contain errors).
The incoming V bits for the Full Field and Active Picture
regions are available in the HOSTIF read table as FFV and
APV, respectively. Outgoing full field (FFV) and active
picture (APV) validity bits are set HIGH unless explicitly
over-written through the HOSTIF write table or the flag port.
3.5 Ancillary Checksum Verification
For each received ANC packet in the incoming data, the
device compares the calculated checksum value to the
embedded checksum for that ANC packet. If the
checksum values do not match for any ANC packets within
a field, an error is reported via the ANC EDH flag in the EDH
packet. In addition, if the ANC_CHKSM input pin or
HOSTIF write table bit is asserted HIGH, the ancillary
checksum correction block is enabled and the checksum in
the ANC packet is replaced with the calculated one. This
update is required to prevent the ANC data error from being
flagged at every downstream EDH chip.
When implementing applications which use the EDH core
(ie. BYPASS_EDH set LOW), the ANC_CHKSM function will
indicate a downstream FF/AP EDH error when an illegal/
non-allowed (3FC
H
-3FF
H
) ANC_CHKSM input value is
detected. As such, these values should not be present in
the incoming data and the corresponding FF/AP EDH errors
should not occur. However, if the user wishes to disable the
ANC_CHKSM function, it can be deactivated by setting
both the ANC_CHSKM pin and the ANC_CHKSM host
interface bit LOW.
If the chip is receiving ANC EDH flag information through
the flag port or the HOSTIF, then the ANC EDH flag
generated by the ancillary checksum verification block will
be overwritten. However, the additional FF/AP EDH flag will
still appear at the next downstream chip if an illegal
checksum
of
3FC
H
-3FF
H
ANC_CHKSM function was enabled.
was
detected
and
the
If a checksum error is detected in the EDH packet itself, an
additional separate error flag, EDH_CHKSM is set HIGH in
the HOSTIF read table.
PIN
LOGIC OPR
HOST BIT
INCOMING FF CRC
OUTGOING FF CRC
INCOMING AP CRC
OUTGOING AP CRC
PIN
LOGIC OPR
HOST BIT
FFV
APV
PIN
LOGIC OPR
HOST BIT
ANC_CHKSM
EDH_CHKSM
相關(guān)PDF資料
PDF描述
GS9022-CPJ Digital Video Serializer
GS9022 Digital Video Serializer
GS9022-CTJ Digital Video Serializer
GS9022ACPJE3 GENLINXTM GS9022A Digital Video Serializer
GS9022ACTJE3 GENLINXTM GS9022A Digital Video Serializer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9021ACFUE3 制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:EDH Co-Processer
GS9021-CFU 制造商:Gennum Corporation 功能描述:
GS9021-CTU 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EDH Coprocessor
GS9022 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Video Serializer
GS9022A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serializer for SDI at 270-360Mb/s with Cable Driver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*