參數(shù)資料
型號: H.261
廠商: Electronic Theatre Controls, Inc.
英文描述: LINE TRANSMISSION OF NON-TELEPHONE SIGNALS
中文描述: 線傳輸非電話信號
文件頁數(shù): 10/31頁
文件大?。?/td> 123K
代理商: H.261
Recommendation H.261 (03/93)
7
4
Video multiplex coder
4.1
Data structure
Unless specified otherwise the most significant bit is transmitted first. This is bit 1 and is the leftmost bit in the code tables in
this Recommendation. Unless specified otherwise all unused or spare bits are set to “1”. Spare bits must not be used until
their functions are specified by the CCITT.
4.2
Video multiplex arrangement
The video multiplex is arranged in a hierarchical structure with four layers. From top to bottom the layers are:
picture;
Group of blocks (GOB);
Macroblock (MB);
Block.
A syntax diagram of the video multiplex coder is shown in Figure 4. Abbreviations are defined in later subclauses.
4.2.1
Picture layer
Data for each picture consists of a picture header followed by data for GOBs. The structure is shown in Figure 5. Picture
headers for dropped pictures are not transmitted.
4.2.1.1 Picture start code (PSC) (20 bits)
A word of 20 bits. Its value is 0000 0000 0000 0001 0000.
4.2.1.2 Temporal reference (TR) (5 bits)
A 5-bit number which can have 32 possible values. It is formed by incrementing its value in the previously transmitted picture
header by one plus the number of non-transmitted pictures (at 29.97 Hz) since that last transmitted one. The arithmetic is
performed with only the five LSBs.
4.2.1.3 Type information (PTYPE) (6 bits)
Information about the complete picture:
Bit 1
Split screen indicator, “0” off, “1” on;
Bit 2
Document camera indicator, “0” off, “1” on;
Bit 3
Freeze picture release, “0” off, “1” on;
Bit 4
Source format, “0” QCIF, “1” CIF;
Bit 5
Optional still image mode HI_RES defined in Annex D; “0” on, “1” off;
Bit 6
Spare.
4.2.1.4 Extra insertion information (PEI) (1 bit)
A bit which when set to “1” signals the presence of the following optional data field.
4.2.1.5 Spare information (PSPARE) (0/8/16 . . . bits)
If PEI is set to “1”, then 9 bits follow consisting of 8 bits of data (PSPARE) and then another PEI bit to indicate if a further 9
bits follow and so on. Encoders must not insert PSPARE until specified by the CCITT. Decoders must be designed to discard
PSPARE if PEI is set to 1. This will allow the CCITT to specify future backward compatible additions in PSPARE.
相關PDF資料
PDF描述
H-8-4 Broadband Two-Way Power Divider 2 MHz - 2 GHz
H-8-4BNC Broadband Two-Way Power Divider 2 MHz - 2 GHz
H_8_4 Broadband Two-Way Power Divider 2 MHz2 GHz
H1- NPN/NPN resistor-equipped transistors R1 = 47 kohm, R2 = open
H1P NPN/NPN resistor-equipped transistors R1 = 47 kohm, R2 = open
相關代理商/技術(shù)參數(shù)
參數(shù)描述
H2610(SERIES) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H2610-10M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H2610-210M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H-2616-033 制造商:SAIA-BURGESS LEDEX AND DORMEYER PRODUCTS 功能描述:H-2616-033 / ROTARY / 3ER45o X3X4X6X9
H-2617-026 制造商:SAIA-BURGESS LEDEX AND DORMEYER PRODUCTS 功能描述:H-2617-026 / ROTARY / 5ER45o X3X4X6X9