9
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
http://www.intersil.com
Typical Applications
Typical Component Values
C
1
= 0.5
μ
F, 20V.
C
2
= 1.0
μ
F
±
10%, 20V (for other values of C2, refer to
AN9667).
C
3
= 0.01
μ
F, 50V
±
20%.
C
4
= 0.01
μ
F, 50V
±
20%.
C
5
= 0.01
μ
F, 50V
±
20%.
C
AC
= 0.5
μ
F, 20V.
K(Z
0
- R
F
/2) = 50k
, (Z
0
= 600
, K = Scaling Factor = 100).
R
L1
, R
L2
; Current Limit Setting Resistors.
R
L1
+R
L2
> 90k
.
I
LIMIT
= (.6) (R
L1
+ R
L2
)/(200 x R
L2
), R
L1
typically 100k
.
KR
F
= 20k
, R
F
= 2(R
B1
+R
B2
), K = Scaling Factor = 100).
R
B1
= R
B2
= 50
(1% absolute, matching requirements cov-
ered in a Tech Brief).
R
S1
= R
S2
= 1k
typically.
C
S1
= C
S2
= 0.1
μ
F, 200V typically, depending on V
Ring
and
line length.
Z
1
= 150V to 200V transient protector. PTC used as ring
generator ballast.
NOTES:
8. All grounds (AG, BG, and DG) must be applied before V
B
+ or V
B
-. Failure to do so may result in premature failure of the part. If a user wishes
to run separate grounds off a line card, the AG must be applied first.
9. Application shows Ring Injected Ringing, Balanced or Tip injected configuration may be used.
10. Secondary protection diode bridge recommended is 3A, 200V type.
11. TF
1
, TF
2
and RF
1
, RF
2
are on PLCC only and should be connected together as shown.
V
B
-
BG
C
2
DG
AG
V
B
+ C
1
R
B2
C
3
C
4
5V
I
LIMIT
V
RX
+
V
FB
V
TX
-IN1
OUT1
R
L1
C
AC
FROM PCM
FILTER/CODER
SYSTEM CONTROLLER
PRI RS
F1
F0
SHD GKD
RD
TEST
ALARM
RING
K
1A
TIP
R
S1
C
S1
PTC
Z
1
PRIMARY
PROTECTION
K
2
K
1
5V
5V
K
IB
150V
PEAK
(MAX)
V
RING
R
S2
C
S2
RF
2
(NOTE 7)
RF
1
(NOTE 7)
RFS
RING
TF
1
(NOTE 7)
TF
2
(NOTE 7)
TIP
PR
R
B1
V
B
-
C
5
K
RF
R
L2
SECONDARY
PROTECTION
(NOTE 6)
TO HYBRID
BALANCE
NETWORK
SLIC
HC-5524
K(Z0- R /2)
F
FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC
HC-5524