- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1995 > HD3-6408-9Z (Intersil)IC ASMA ADT CMOS 1.25MHZ 24DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | HD3-6408-9Z |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 5/11頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ASMA ADT CMOS 1.25MHZ 24DIP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | Manchester 編碼器/解碼器 |
| 應(yīng)用： | 安全系統(tǒng) |
| 電壓 - 電源，模擬： | 4.5 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 4.5 V ~ 5.5 V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
3
FN2952.2
March 7, 2006
Pin Description
PIN
TYPE
SYMBOL
SECTION
DESCRIPTION
1
O
VW
Decoder
Output high indicates receipt of a VALID WORD.
2
O
ESC
Encoder
ENCODER SHIFT CLOCK is an output for shifting data into the Encoder. The
Encoder samples SDI on the low-to-high transition of ESC.
3
O
TD
Decoder
TAKE DATA output is high during receipt of data after identification of a sync pulse
and two valid Manchester data bits.
4
O
SDO
Decoder
SERIAL DATA OUT delivers received data in correct NRZ format.
5
I
DC
Decoder
DECODER CLOCK input drives the transition finder, and the synchronizer which in
turn supplies the clock to the balance of the Decoder. Input a frequency equal to
12X the data rate.
6
I
BZI
Decoder
A high input should be applied to BIPOLAR ZERO IN when the bus is in its negative
state. This pin must be held high when the Unipolar input is used.
7
I
BOI
Decoder
A high input should be applied to BIPOLAR ONE IN when the bus is in its positive
state, this pin must be held low when the Unipolar input is used.
8
I
UDI
Decoder
With pin 6 high and pin 7 low, this pin enters UNIPOLAR DATA IN to the transition
finder circuit. If not used this input must be held low.
9
O
DSC
Decoder
DECODER SHIFT CLOCK output delivers a frequency (DECODER CLOCK
÷ 12),
synchronized by the recovered serial data stream.
10
O
CDS
Decoder
COMMAND/DATA SYNC output high occurs during output of decoded data which
was preceded by a Command synchronizing character. A low output indicates a
Data synchronizing character.
11
I
DR
Decoder
A high input to DECODER RESET during a rising edge of DECODER SHIFT
CLOCK resets the decoder bit counting logic to a condition ready for a new word.
12
I
GND
Both
GROUND supply pin.
13
I
MR
Both
A high on MASTER RESET clears the 2:1 counters in both the encoder and
decoder and the
÷ 6 counter.
14
O
DBS
Encoder
DIVIDE BY SIX is an output from 6:1 divider which is driven by the ENCODER
CLOCK.
15
O
BZO
Encoder
BIPOLAR ZERO OUT is a active low output designed to drive the zero or negative
sense of a bipolar line driver.
16
I
OI
Encoder
A low on OUTPUT INHIBIT forces pin 15 and 17 high, their inactive states.
17
O
BOO
Encoder
BIPOLAR ONE OUT is an active low output designed to drive the one or positive
sense of a bipolar line driver.
18
I
SDI
Encoder
SERIAL DATA IN accepts a serial data stream at a data rate equal to ENCODER
SHIFT CLOCK.
19
I
EE
Encoder
A high on ENCODER ENABLE initiates the encode cycle. (Subject to the preceding
cycle being completed).
20
I
SS
Encoder
SYNC SELECT actuates a Command sync for an input high and data sync for an
input low.
21
O
SD
Encoder
SEND DATA is an active high output which enables the external source of serial
data.
22
I
SCI
Encoder
SEND CLOCK IN is 2X the Encoder data rate.
23
I
EC
Encoder
ENCODER CLOCK is the input to the 6:1 divider.
24
I
VCC
Both
VCC is the +5V power supply pin. A 0.1F decoupling capacitor from VCC (pin 24)
to GND (pin 12) is recommended.
HD-6408
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI1-565AJD-5 | CONV D/A 12BIT 6.7MHZ 24-DIP |
| HI1171JCB-T | CONV D/A 8BIT 40MSPS HS 24-SOIC |
| HI1175JCB-T | CONV A/D 8BIT 20MSPS 24-SOIC |
| HI1178JCQ | CONV D/A 8BIT TRPL 40MHZ 48-PQFP |
| HI3-674AKN-5 | IC ADC 12BIT 67KSPS 28-SBDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD3-6409-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| HD3-6409-9 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 MANCHESTER 1MHZ 20PDIP IND RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| HD3-6409-9+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Encoder/Decoder |
| HD3-6409-9Z | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 W/ANNEAL MANCHESTER 1MHZ 20PDIP IND RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| HD3-6409C-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。