- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370459 > HD404628R (Hitachi,Ltd.) AS Microcomputer Incorporating a DTMF Generator Circuit(微計(jì)算機(jī)帶雙音多頻發(fā)生器電路) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD404628R |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | AS Microcomputer Incorporating a DTMF Generator Circuit(微計(jì)算機(jī)帶雙音多頻發(fā)生器電路) |
| 中文描述： | 由于微機(jī)安裝有雙音多頻發(fā)電機(jī)斷路器（微計(jì)算機(jī)帶雙音多頻發(fā)生器電路） |
| 文件頁(yè)數(shù)： | 90/155頁(yè) |
| 文件大?。?/td> | 549K |
| 代理商： | HD404628R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)當(dāng)前第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)
HD404629R Series
90
If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse
by noise, the octal counter reaches 000, the serial interrupt request flag (IFS: $023, bit 2) is set, and
transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is
entered. After the transfer completion processing is performed and IFS is reset, writing to serial mode
register A (SMRA: $005) changes the state from transfer to STS wait. At this time IFS is set again, and
therefore the error can be detected.
Notes on Use:
Initialization after writing to registers: If port mode register A (PMRA: $004) is written to in transmit
clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode
register A (SMRA: $005) again.
Serial interrupt request flag (IFS: $023, bit 2) set: If the state is changed from transfer to another by
writing to serial mode register A (SMRA: $005) or executing the STS instruction during the first low
pulse of the transmit clock, the serial interrupt request flag is not set. To set the serial interrupt request
flag, serial mode register A write or STS instruction execution must be programmed to be executed after
confirming that the
SCK
pin is at 1, that is, after executing the input instruction to port R2.
Registers for Serial Interface
The serial interface operation is selected, and serial data is read and written by the following registers.
Serial Mode Register A (SMRA: $005)
Serial Mode Register B (SMRB: $028)
Serial Data Register (SRL: $006, SRU: $007)
Port Mode Register A (PMRA: $004)
Miscellaneous Register (MIS: $00C)
Serial Mode Register A (SMRA: $005):
This register has the following functions (figure 74).
R2
1
/
SCK
pin function selection
Transfer clock selection
Prescaler division ratio selection
Serial interface initialization
Serial mode register A (SMRA: $005) is a 4-bit write-only register. It is reset to $0 by MCU reset.
A write signal input to serial mode register A (SMRA: $005) discontinues the input of the transmit clock to
the serial data register and octal counter, and the octal counter is reset to 000. Therefore, if a write is
performed during data transfer, the serial interrupt request flag (IFS: $023, bit 2) is set.
Written data is valid from the second instruction execution cycle after the write operation, so the STS
instruction must be executed at least two cycles after that.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD4074629 | AS Microcomputer Incorporating a DTMF Generator Circuit(微計(jì)算機(jī)帶雙音多頻發(fā)生器電路) |
| HD404629R | AS Microcomputer Incorporating a DTMF Generator Circuit(微計(jì)算機(jī)帶雙音多頻發(fā)生器電路) |
| HD404638R | 4-Bit Single-Chip Microcomputer(4位單片微計(jì)算機(jī)) |
| HD40A4638R | 4-Bit Single-Chip Microcomputer(4位單片微計(jì)算機(jī)) |
| HD40A4639R | 4-Bit Single-Chip Microcomputer(4位單片微計(jì)算機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD404628RFS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| HD404628RH | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:AS Microcomputer Incorporating a DTMF Generator Circuit |
| HD404628RTF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| HD404628TF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| HD404629FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。