- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370459 > HD4074618FS (Hitachi,Ltd.) CONNECTOR PDF資料下載
參數(shù)資料
| 型號： | HD4074618FS |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | CONNECTOR |
| 中文描述： | 連接器 |
| 文件頁數(shù)： | 44/89頁 |
| 文件大?。?/td> | 358K |
| 代理商： | HD4074618FS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
HD404618 Series
44
Timer B (TCBL and TLRL: $00A, TCBU and TLRU: $00B):
Eight-bit write-only timer load register
(TLRL and TLRU) and read-only timer counter (TCBL and TCBU) located at the same addresses. The
eight-bit configuration consists of lower and upper 4-bit digits located at sequential addresses. A block
diagram of timer B is shown in figure 27.
Timer counter B is initialized by writing to timer load register B (TLR). In this case, the lower digit must
be written to first. The contents of TLR are loaded into the timer counter at the same time the upper digit is
written to, initializing the timer counter. TLR is initialized to $00 by MCU reset.
The count of timer B is obtained by reading timer counter B. In this case, the upper digit must be read first;
the count is latched when the upper digit is read.
An auto-reload function, input clock source, and prescaler division ratio of timer B depend on the state of
timer mode register B (TMB). When an external event input is used as the input clock source of TMB, the
R3
3
/
INT
1
pin must be set to
INT
1
by setting port mode register A (PMRA: $004).
Timer B is initialized to the value set in TMB by software, and is then incremented by one each clock
input. If an input is applied to timer B after it has reached $FF, an overflow is generated. In this case, if
the auto-reload function is enabled, timer B is initialized to its initial value; if auto-reload is disabled, the
timer is initialized to $00. The overflow sets the timer B interrupt request flag (IFTB: $002, bit 0).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD4074618H | 4-Bit Single-Chip Microcomputer |
| HD4074618TF | 4-Bit Single-Chip Microcomputer |
| HD4046212R | AS Microcomputer Incorporating a DTMF Generator Circuit(微計算機帶雙音多頻發(fā)生器電路) |
| HD404628R | AS Microcomputer Incorporating a DTMF Generator Circuit(微計算機帶雙音多頻發(fā)生器電路) |
| HD4074629 | AS Microcomputer Incorporating a DTMF Generator Circuit(微計算機帶雙音多頻發(fā)生器電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD4074618H | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD4074618TF | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD4074629 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:AS Microcomputer Incorporating a DTMF Generator Circuit |
| HD4074629F | 制造商:Renesas Electronics Corporation 功能描述: |
| HD4074629FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。