vi
7.6.6
7.6.7
7.6.8
7.6.9
Burst ROM Interface.......................................................................................................... 335
Idles between Cycles.......................................................................................................... 339
Bus Arbitration................................................................................................................... 340
7.9.1
Master Mode......................................................................................................... 345
7.10 Additional Items................................................................................................................. 346
7.10.1 Resets.................................................................................................................... 346
7.10.2 Access as Viewed from CPU, DMAC or E-DMAC............................................. 346
7.10.3 STATS1 and STATS0 Pins.................................................................................. 348
7.10.4
BUSHiZ
Specification.......................................................................................... 348
7.11 Usage Notes ....................................................................................................................... 349
7.11.1 Normal Space Access after Synchronous DRAM Write when Using DMAC..... 349
7.11.2 When Using I
φ
: E
φ
Clock Ratio of 1 : 1, 8-Bit Bus Width,
and External Wait Input........................................................................................ 351
EDO Mode............................................................................................................ 328
DRAM Single Transfer......................................................................................... 332
Refreshing............................................................................................................. 333
Power-On Sequence.............................................................................................. 335
7.7
7.8
7.9
Section 8
8.1
Cache
.................................................................................................................. 353
Introduction........................................................................................................................ 353
8.1.1
Register Configuration.......................................................................................... 354
Register Description........................................................................................................... 354
8.2.1
Cache Control Register (CCR)............................................................................. 354
Address Space and the Cache............................................................................................ 356
Cache Operation................................................................................................................. 357
8.4.1
Cache Reads.......................................................................................................... 357
8.4.2
Write Access......................................................................................................... 359
8.4.3
Cache-Through Access......................................................................................... 362
8.4.4
The TAS Instruction ............................................................................................. 362
8.4.5
Pseudo-LRU and Cache Replacement.................................................................. 362
8.4.6
Cache Initialization............................................................................................... 364
8.4.7
Associative Purges................................................................................................ 364
8.4.8
Cache Flushing...................................................................................................... 365
8.4.9
Data Array Access................................................................................................ 365
8.4.10 Address Array Access........................................................................................... 366
Cache Use.......................................................................................................................... 367
8.5.1
Initialization.......................................................................................................... 367
8.5.2
Purge of Specific Lines......................................................................................... 368
8.5.3
Cache Data Coherency.......................................................................................... 368
8.5.4
Two-Way Cache Mode......................................................................................... 369
Usage Notes ....................................................................................................................... 370
8.6.1
Standby ................................................................................................................. 370
8.6.2
Cache Control Register......................................................................................... 370
8.2
8.3
8.4
8.5
8.6