
ix
13.1.4 Register Configuration ...................................................................................... 340
13.2 Register Descriptions ..................................................................................................... 340
13.2.1 Timer Connection Register I (TCONRI) ........................................................... 340
13.2.2 Timer Connection Register O (TCONRO) ........................................................ 343
13.2.3 Timer Connection Register S (TCONRS).......................................................... 345
13.2.4 Edge Sense Register (SEDGR).......................................................................... 347
13.2.5 Module Stop Control Register (MSTPCR) ........................................................ 350
13.3 Operation ....................................................................................................................... 351
13.3.1 PWM Decoding (PDC Signal Generation) ........................................................ 351
13.3.2 Clamp Waveform Generation (CL1/CL2/CL3 Signal Generation) .................... 352
13.3.3 Measurement of 8-Bit Timer Divided Waveform Period ................................... 354
13.3.4 IHI Signal and 2fH Modification....................................................................... 356
13.3.5 IVI Signal Fall Modification and IHI Synchronization ...................................... 358
13.3.6 Internal Synchronization Signal Generation ...................................................... 359
13.3.7 HSYNCO Output .............................................................................................. 362
13.3.8 VSYNCO Output .............................................................................................. 363
13.3.9 CBLANK Output .............................................................................................. 364
Section 14 Watchdog Timer (WDT)...............................................................365
14.1 Overview ....................................................................................................................... 365
14.1.1 Features ............................................................................................................ 365
14.1.2 Block Diagram.................................................................................................. 366
14.1.3 Pin Configuration.............................................................................................. 367
14.1.4 Register Configuration ...................................................................................... 368
14.2 Register Descriptions ..................................................................................................... 368
14.2.1 Timer Counter (TCNT) ..................................................................................... 368
14.2.2 Timer Control/Status Register (TCSR).............................................................. 369
14.2.3 System Control Register (SYSCR) .................................................................... 373
14.2.4 Notes on Register Access .................................................................................. 374
14.3 Operation ....................................................................................................................... 375
14.3.1 Watchdog Timer Operation............................................................................... 375
14.3.2 Interval Timer Operation .................................................................................. 376
14.3.3 Timing of Setting of Overflow Flag (OVF) ....................................................... 376
14.4 Interrupts........................................................................................................................ 377
14.5 Usage Notes ................................................................................................................... 377
14.5.1 Contention between Timer Counter (TCNT) Write and Increment .................... 377
14.5.2 Changing Value of CKS2 to CKS0 ................................................................... 378
14.5.3 Switching between Watchdog Timer Mode and Interval Timer Mode............... 378
14.5.4 Counter Value in Transitions between High-Speed Mode, ................................ 378