Rev. 0, 07/98, page ii of 11
Section 3
3.1
3.2
System Controller
...........................................................................................
Overview............................................................................................................................
Chip Operating Modes ......................................................................................................
3.2.1
SCA Operating Modes .........................................................................................
3.2.2
Low-Power Register (LPR)..................................................................................
3.2.3
Reset Mode...........................................................................................................
3.2.4
Normal Operating Mode ......................................................................................
3.2.5
System Stop Mode................................................................................................
Bus Arbiter ........................................................................................................................
3.3.1
Overview..............................................................................................................
3.3.2
Timing for Passing Bus Control...........................................................................
3.3.3
Bus Control Passing .............................................................................................
Bus Interface......................................................................................................................
3.4.1
Overview..............................................................................................................
3.4.2
Slave Mode Bus Cycle .........................................................................................
3.4.3
Master Mode Bus Cycle.......................................................................................
55
55
55
55
57
58
60
60
63
63
64
65
70
70
71
76
3.3
3.4
Section 4
4.1
4.2
Interrupt Controller
........................................................................................
Overview............................................................................................................................
Registers............................................................................................................................
4.2.1
Interrupt Vector Register (IVR) ...........................................................................
4.2.2
Interrupt Modified Vector Register (IMVR)........................................................
4.2.3
Interrupt Control Register (ITCR)........................................................................
4.2.4
Interrupt Status Register 0 (ISR0)........................................................................
4.2.5
Interrupt Status Register 1 (ISR1)........................................................................
4.2.6
Interrupt Status Register 2 (ISR2)........................................................................
4.2.7
Interrupt Enable Register 0 (IER0) ......................................................................
4.2.8
Interrupt Enable Register 1 (IER1) ......................................................................
4.2.9
Interrupt Enable Register 2 (IER2) ......................................................................
Vector Output....................................................................................................................
Acknowledge Cycle...........................................................................................................
Interrupt Sources and Vector Addresses............................................................................ 100
81
81
83
83
83
84
86
88
90
92
94
96
98
98
4.3
4.4
4.5
Section 5
5.1
Multiprotocol Serial Communication Interface (MSCI)
.................... 101
Overview............................................................................................................................ 101
5.1.1
Functions.............................................................................................................. 101
5.1.2
Configuration and Operation................................................................................ 103
Registers............................................................................................................................ 104
5.2.1
MSCI Mode Register 0 (MD0) ............................................................................ 105
5.2.2
MSCI Mode Register 1 (MD1) ............................................................................ 112
5.2.3
MSCI Mode Register 2 (MD2) ............................................................................ 115
5.2.4
MSCI Control Register (CTL).............................................................................. 118
5.2